JPL Technical Report Server

Design and verification of the second-generation precipitation radar processor/controller

Show simple item record

dc.contributor.author Fischman, M. A. en_US
dc.contributor.author Berkun, A. C. en_US
dc.contributor.author Chun, W. W. en_US
dc.contributor.author Im, E. en_US
dc.date.accessioned 2004-09-16T23:12:37Z
dc.date.available 2004-09-16T23:12:37Z
dc.date.issued 2003-06-24 en_US
dc.identifier.citation 2003 NASA Earth Science Technology Conference en_US
dc.identifier.citation College Park, MD, USA en_US
dc.identifier.clearanceno 03-1417 en_US
dc.identifier.uri http://hdl.handle.net/2014/7509
dc.description.abstract In this paper, we will cover our recent progress in developing and testing one particular aspect of the PR-2 design - the electronic on-board processor/controller module. en_US
dc.format.extent 3336673 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US
dc.subject.other field-programmable gate arrays adaptive scanning pulse compression en_US
dc.title Design and verification of the second-generation precipitation radar processor/controller en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account