JPL Technical Report Server

SEU mitigation of Xilinx Virtex II FPGAs for critical flight applications

Show simple item record

dc.contributor.author Yui, C. C. en_US
dc.contributor.author Swift, G. M. en_US
dc.contributor.author Carmichael, C. en_US
dc.date.accessioned 2004-09-16T21:58:16Z
dc.date.available 2004-09-16T21:58:16Z
dc.date.issued 2003-07-21 en_US
dc.identifier.citation 2003 IEEE Nuclear and Space Radiation Effects Conference en_US
dc.identifier.citation Monterey, CA, USA en_US
dc.identifier.clearanceno 03-0519 en_US
dc.identifier.uri http://hdl.handle.net/2014/6982
dc.format.extent 2915496 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US
dc.subject.other SEU mitigation Xilinx Virtez and FPGAs critical flight applications en_US
dc.title SEU mitigation of Xilinx Virtex II FPGAs for critical flight applications en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account