JPL Technical Report Server
Highly reliable counters in FPGAs
Login
JPL TRS Home
→
JPL Technical Report Server
→
JPL TRS 1992+
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Highly reliable counters in FPGAs
Burke, Gary R.
URI:
http://hdl.handle.net/2014/43783
Date:
2011-08-22
Keywords:
field-programmable gate arrays
Publisher:
Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2011.
Citation:
2011 ReSpace and MAPLD conference Albuquerque, New Mexico August 22-25, 2011
Show full item record
Items in TRS are protected by copyright, but are furnished with U.S. government purpose use rights.
Files in this item
Name:
11-3403_A1b.pdf
Size:
214.6Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
JPL TRS 1992+
JPL TRS 1992+
Search
Search
This Collection
Browse
All Content
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
