JPL Technical Report Server

VLSI design of turbo decoder for integrated communication system on a chip applications

Files in this item

This item appears in the following Collection(s)

Search


Browse

My Account