JPL Technical Report Server
SEU mitigation testing of Xilinx Virtex II FPGAs
Login
JPL TRS Home
→
JPL Technical Report Server
→
JPL TRS 1992+
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
SEU mitigation testing of Xilinx Virtex II FPGAs
Yui, Candice
;
Swift, Gary
;
Carmichael, Carl
;
Koga, Rocky
;
George, Jeffrey S.
URI:
http://hdl.handle.net/2014/38605
Date:
2003-07
Keywords:
FPGA; SEE testing; Xilinx
Publisher:
Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2003.
Citation:
Nuclear and Space Radiation Effects Conference (NSREC), Monterey, CA, July 21, 2003
Show full item record
Items in TRS are protected by copyright, but are furnished with U.S. government purpose use rights.
Files in this item
Name:
03-1918.pdf
Size:
3.263Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
JPL TRS 1992+
JPL TRS 1992+
Search
Search
This Collection
Browse
All Content
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register