JPL Technical Report Server

The Design Process of an Evolutionary Oriented Reconfigurable Architecture

The Design Process of an Evolutionary Oriented Reconfigurable Architecture

Zebulum, R.; Stoica, A.; Keymeulen, D.
URI: http://hdl.handle.net/2014/15695
Date: 2000-07-13
Citation: Congress on Evolutionary Computation
San Diego, California, USA

Abstract:

This paper describes the design of a reconfigurable chip programmable at the transistor level and oriented to the implementation of Evolvable Hardware (EHW) experiements.

Show full item record

Items in TRS are protected by copyright, but are furnished with U.S. government purpose use rights.

Files in this item

Thumbnail
Name: 00-1409.pdf
Size: 668.2Kb
Format: PDF
View/Open

This item appears in the following Collection(s)

Search


Browse

My Account