JPL Technical Report Server
An FPGA based test bench for non-volatile memory testing
Login
JPL TRS Home
→
JPL Technical Report Server
→
JPL TRS 1992+
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
An FPGA based test bench for non-volatile memory testing
Patel, J.
;
Rao, V.
;
Patel, J.
;
Namkung, J.
URI:
http://hdl.handle.net/2014/13304
Date:
2001-11-07
Citation:
Non-volatile Memory Technology Symposium 2001
San Diego, CA, USA
Show full item record
Items in TRS are protected by copyright, but are furnished with U.S. government purpose use rights.
Files in this item
Name:
01-2072.pdf
Size:
64.57Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
JPL TRS 1992+
JPL TRS 1992+
Search
Search
This Collection
Browse
All Content
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register