JPL Technical Report Server

A CMOS-compatible process technique for fabricating laterally embedded multi-nanaochannels without sacrificial etching

Files in this item

This item appears in the following Collection(s)

Search


Browse

My Account