JPL Technical Report Server

DESDynI : quad first stage processor - a four channel digitizer and digital beam forming processor

Show simple item record

dc.contributor.author Chuang, Chung-Lun (Ernie)
dc.contributor.author Niamsuwan, Noppasin
dc.contributor.author Shaffer, Scott
dc.contributor.author Smythe, Robert
dc.contributor.author Li, Sam
dc.contributor.author Liao, Eric
dc.contributor.author Lim, Chester
dc.contributor.author Morfopolous, Arin
dc.contributor.author Veilleux, Louise
dc.date.accessioned 2014-01-30T19:01:48Z
dc.date.available 2014-01-30T19:01:48Z
dc.date.issued 2013-03-06
dc.identifier.citation IEEE Aerospace Conference, Big Sky, Montana, March 2 - 9, 2013 en_US
dc.identifier.clearanceno 13-1103
dc.identifier.uri http://hdl.handle.net/2014/44247
dc.description.sponsorship NASA/JPL en_US
dc.language.iso en_US en_US
dc.publisher Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2013 en_US
dc.subject ice masses en_US
dc.subject climate change en_US
dc.subject polarimetric radar en_US
dc.title DESDynI : quad first stage processor - a four channel digitizer and digital beam forming processor en_US
dc.type Presentation en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account