JPL Technical Report Server

Highly reliable counters in FPGAs

Show simple item record

dc.contributor.author Burke, Gary R.
dc.date.accessioned 2013-09-30T16:21:05Z
dc.date.available 2013-09-30T16:21:05Z
dc.date.issued 2011-08-22
dc.identifier.citation 2011 ReSpace and MAPLD conference Albuquerque, New Mexico August 22-25, 2011 en_US
dc.identifier.clearanceno 11-3403
dc.identifier.uri http://hdl.handle.net/2014/43783
dc.description.sponsorship NASA/JPL en_US
dc.language.iso en_US en_US
dc.publisher Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2011. en_US
dc.subject field-programmable gate arrays en_US
dc.title Highly reliable counters in FPGAs en_US
dc.type Preprint en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account