JPL Technical Report Server
Fault mitigation schemes for future spaceflight multicore processors
Login
JPL TRS Home
→
JPL Technical Report Server
→
JPL TRS 1992+
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Fault mitigation schemes for future spaceflight multicore processors
Some, Rafi
;
Gostelow, Kim P.
;
Lai, John
;
Reder, Leonard
;
Alexander, Jim
;
Clement, Brad
URI:
http://hdl.handle.net/2014/42750
Date:
2012-06-20
Keywords:
multi-core processing; single-core architecture; Hardware fault mitigations
Publisher:
Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2012.
Citation:
AIAA Infotech 2012: Garden Grove, California, June 19-21, 2012
Show full item record
Items in TRS are protected by copyright, but are furnished with U.S. government purpose use rights.
Files in this item
Name:
12-2627_A1b.pdf
Size:
756.5Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
JPL TRS 1992+
JPL TRS 1992+
Search
Search
This Collection
Browse
All Content
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register