JPL Technical Report Server

Tradeoffs in flight design upset mitigation in state of the art FPGAs : hardened by design vs. design level hardening.

Files in this item

This item appears in the following Collection(s)

Search


Browse

My Account