JPL Technical Report Server

An FPGA-based doppler processor for a spaceborne precipitation radar

Show simple item record Durden, S. L. Fischman, M. A. Johnson, R. A. Chu, A. J. Jourdan, M. N. Tanelli, S. 2008-11-03T23:29:31Z 2008-11-03T23:29:31Z 2007-10
dc.identifier.citation Journal of Atmosphere and Oceanic Technology, Vol. 24 Iss. 10, p. 1811-1815, October 2007 en_US
dc.identifier.clearanceno 07-0644
dc.description.abstract Measurement of precipitation Doppler velocity by spaceborne radar is complicated by the large velocity of the satellite platform. Even if successive pulses are well correlated, the velocity measurement may be biased if the precipitation target does not uniformly fill the radar footprint. It has been previously shown that the bias in such situations can be reduced if full spectral processing is used. The authors present a processor based on field-programmable gate array (FPGA) technology that can be used for spectral processing of data acquired by future spaceborne precipitation radars. The requirements for and design of the Doppler processor are addressed. Simulation and laboratory test results show that the processor can meet real-time constraints while easily fitting in a single FPGA. en_US
dc.description.sponsorship NASA/JPL en_US
dc.language.iso en_US en_US
dc.publisher American Meteorological Society en_US
dc.subject field programmable gate arrays (FPGA) en_US
dc.subject Doppler radar en_US
dc.subject measurements en_US
dc.title An FPGA-based doppler processor for a spaceborne precipitation radar en_US
dc.type Article en_US

Files in this item

This item appears in the following Collection(s)

Show simple item record



My Account