JPL Technical Report Server

Evaluation of the telecommunications protocol processing subsystem using reconfigurable interoperable gate array.

Show simple item record

dc.contributor.author Pang, Jackson
dc.contributor.author Liddicoat, Albert
dc.contributor.author Ralston, Jesse
dc.contributor.author Pingree, Paula
dc.date.accessioned 2008-02-08T16:23:36Z
dc.date.available 2008-02-08T16:23:36Z
dc.date.issued 2006-04-19
dc.identifier.citation CoolChips IX, Yokohama, Japan, April 19-21, 2006. en
dc.identifier.clearanceno 06-0847
dc.identifier.uri http://hdl.handle.net/2014/40683
dc.description.abstract The current implementation of the Telecommunications Protocol Processing Subsystem Using Reconfigurable Interoperable Gate Arrays (TRIGA) is equipped with CFDP protocol and CCSDS Telemetry and Telecommand framing schemes to replace the CPU intensive software counterpart implementation for reliable deep space communication. We present the hardware/software co-design methodology used to accomplish high data rate throughput. The hardware CFDP protocol stack implementation is then compared against the two recent flight implementations. The results from our experiments show that TRIGA offers more than 3 orders of magnitude throughput improvement with less than one-tenth of the power consumption. en
dc.description.sponsorship NASA/JPL en
dc.format.extent 1017995 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US en
dc.publisher Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2006. en
dc.subject File Delivery Protocol (FDP) en
dc.subject protocol processing hardware en
dc.subject reconfigurable hardware en
dc.subject deep space telemetry en
dc.title Evaluation of the telecommunications protocol processing subsystem using reconfigurable interoperable gate array. en
dc.type Preprint en


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account