JPL Technical Report Server

SALT : the Simulator for the Analysis of LWP

Show simple item record

dc.contributor.author Springer, Paul L.
dc.contributor.author Rodrigues, Arun
dc.contributor.author Brockman, Jay
dc.date.accessioned 2006-11-01T19:14:53Z
dc.date.available 2006-11-01T19:14:53Z
dc.date.issued 2006-07-31
dc.identifier.citation Summer Simulation Multiconference, Calgary, Canada, July 31, 2006. en
dc.identifier.clearanceno 06-1216
dc.identifier.uri http://hdl.handle.net/2014/39894
dc.description.abstract With the emergence of new processor architectures that are highly multithreaded, and support features such as full/empty memory semantics and split-phase memory transactions, the need for a processor simulator to handle these features becomes apparent. This paper describes such a simulator, called SALT. en
dc.description.sponsorship NASA/JPL en
dc.format.extent 199520 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US en
dc.publisher Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2006. en
dc.subject processing-in-memory (PIM) en
dc.subject simulation en
dc.subject parallel en
dc.title SALT : the Simulator for the Analysis of LWP en
dc.type Preprint en


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account