JPL Technical Report Server
Nanoelectronic modeling (NEMO) for high fidelity simulation of solid-state quantum computing gates.
Login
JPL TRS Home
→
JPL Technical Report Server
→
JPL TRS 1992+
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Nanoelectronic modeling (NEMO) for high fidelity simulation of solid-state quantum computing gates.
Klimeck, Gerhard
;
Oyafuso, Fabiano
;
von Allmen, Paul
;
Lee, Seungwon
;
Boykin, Tim
;
Friesen, Mark
;
Coppersmith, Susan
;
Eriksson, Mark
;
Whaley, K. Birgitta
URI:
http://hdl.handle.net/2014/39127
Date:
2003-08-18
Keywords:
quantum computing; nanotechnology modeling (NEMO); silicon; InAs; quantum dot
Publisher:
Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2003.
Citation:
Quantum Computing Program Review, Nashville, Tennessee, August 18-22, 2003.
Show full item record
Items in TRS are protected by copyright, but are furnished with U.S. government purpose use rights.
Files in this item
Name:
03-2206.pdf
Size:
3.019Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
JPL TRS 1992+
JPL TRS 1992+
Search
Search
This Collection
Browse
All Content
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register