JPL Technical Report Server

Design and implementation of a structured LDPC decoder on FPGA

Files in this item

This item appears in the following Collection(s)

Search


Browse

My Account