JPL Technical Report Server

FPGA development for high altitude subsonic parachute testing

Show simple item record

dc.contributor.author Kowalski, James E.
dc.contributor.author Gromov, Konstantin G.
dc.contributor.author Konefat, Edward H.
dc.date.accessioned 2005-10-13T17:17:56Z
dc.date.available 2005-10-13T17:17:56Z
dc.date.issued 2005-09
dc.identifier.citation Military and Aerospace Programmable Logic Device International Conference, Washington D.C., September 7-9, 2005 en
dc.identifier.clearanceno 05-2497
dc.identifier.uri http://hdl.handle.net/2014/37728
dc.description.abstract This paper describes a rapid, top down requirements-driven design of a Field Programmable Gate Array (FPGA) used in an Earth qualification test program for a new Mars subsonic parachute. The FPGA is used to process and control storage of telemetry data from multiple sensors throughout launch, ascent, deployment and descent phases of the subsonic parachute test. en
dc.description.sponsorship NASA en
dc.format.extent 87876 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US en
dc.publisher Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2005. en
dc.subject Field Programmable Gate Array (FPGA) en
dc.subject telemetry en
dc.title FPGA development for high altitude subsonic parachute testing en
dc.type Preprint en


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account