JPL Technical Report Server

Reconfigurable and Cascadable Analog Neuroprocessor

Show simple item record Duong, T. en_US 2004-10-01T21:48:26Z 2004-10-01T21:48:26Z 1995-03 en_US
dc.identifier.citation IEEE/MICRO en_US
dc.identifier.clearanceno 95-0366 en_US
dc.description.abstract Artificial neural network paradigms have shown the capabilities of performing input-output en_US
dc.format.extent 592944 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US
dc.subject.other Analog Neuroprocessor en_US
dc.title Reconfigurable and Cascadable Analog Neuroprocessor en_US

Files in this item

This item appears in the following Collection(s)

Show simple item record



My Account