JPL Technical Report Server

Evolutionary design of smart analog circuits

Show simple item record

dc.contributor.author Stoica, A. en_US
dc.contributor.author Zebulum, R. en_US
dc.contributor.author Keymeulen, D. en_US
dc.date.accessioned 2004-09-23T21:22:58Z
dc.date.available 2004-09-23T21:22:58Z
dc.date.issued 2000-11-05 en_US
dc.identifier.citation Smart Engineering Design (ANNIE 2000) en_US
dc.identifier.citation Rolla, Missouri, USA en_US
dc.identifier.clearanceno 00-1872 en_US
dc.identifier.uri http://hdl.handle.net/2014/16020
dc.description.abstract This paper discusses the use of Evolvable Hardware (EHW) in automatic synthesis of electronic circuits for computational intelligence (CI) hardware. en_US
dc.format.extent 304014 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US
dc.subject.other evolvable hardware fuzzy logic reconfigurable devices en_US
dc.title Evolutionary design of smart analog circuits en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account