JPL Technical Report Server
Evolutionary design of smart analog circuits
Login
JPL TRS Home
→
JPL Technical Report Server
→
JPL TRS 1992+
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Evolutionary design of smart analog circuits
Stoica, A.
;
Zebulum, R.
;
Keymeulen, D.
URI:
http://hdl.handle.net/2014/16020
Date:
2000-11-05
Citation:
Smart Engineering Design (ANNIE 2000)
Rolla, Missouri, USA
Abstract:
This paper discusses the use of Evolvable Hardware (EHW) in automatic synthesis of electronic circuits for computational intelligence (CI) hardware.
Show full item record
Items in TRS are protected by copyright, but are furnished with U.S. government purpose use rights.
Files in this item
Name:
00-1872.pdf
Size:
296.8Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
JPL TRS 1992+
JPL TRS 1992+
Search
Search
This Collection
Browse
All Content
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
