JPL Technical Report Server

An introduction to the Gilgamesh PIM architecture

Show simple item record

dc.contributor.author Sterling, T. en_US
dc.contributor.author Bergman, L. en_US
dc.date.accessioned 2004-09-22T23:44:57Z
dc.date.available 2004-09-22T23:44:57Z
dc.date.issued 2001-08-28 en_US
dc.identifier.citation AIAA Space 2001 Conference & Exposition en_US
dc.identifier.citation Albuquerque, New Mexico, USA en_US
dc.identifier.clearanceno 01-1255 en_US
dc.identifier.uri http://hdl.handle.net/2014/12894
dc.description.abstract The focus of the work conducted is on a class of structures made possible by the merger of logic and memory. Processing In Memory (PIM) extends the design space much farther by closely associating the logic with the memory interface to realize innovative structures never previously possible and thus exposing entirely new opportunities for computer architecture. en_US
dc.format.extent 942986 bytes
dc.format.mimetype application/pdf
dc.language.iso en_US
dc.subject.other Gilgamesh PIM CMOS en_US
dc.title An introduction to the Gilgamesh PIM architecture en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search


Browse

My Account