Enhanced quantum efficiency of high-purity silicon imaging detectors by ultralow temperature surface modification using Sb doping

Jordana Blacksberg,a) Michael E. Hoenk, and S. Tom Elliott
Jet Propulsion Laboratory, California Institute of Technology, Pasadena, California 91109

Stephen E. Holland
Lawrence Berkeley National Laboratory, Berkeley, California 94720

Shouleh Nikzad
Jet Propulsion Laboratory, California Institute of Technology, Pasadena, California 91109

(Received 14 February 2005; accepted 24 October 2005; published online 15 December 2005)

A low temperature process for Sb doping of silicon has been developed as a backsurface treatment for high-purity n-type imaging detectors. Molecular beam epitaxy (MBE) is used to achieve very high dopant incorporation in a thin, surface-confined layer. The growth temperature is kept below 450 °C for compatibility with Al-metallized devices. Imaging with MBE-modified 1k×1k charge coupled devices (CCDs) operated in full depletion has been demonstrated. Dark current is comparable to the state-of-the-art process, which requires a high temperature step. Quantum efficiency is improved, especially in the UV, for thin doped layers placed closer to the backsurface. Near 100% internal quantum efficiency has been demonstrated in the ultraviolet for a CCD with a 1.5 nm silicon cap layer. © 2005 American Institute of Physics. [DOI: 10.1063/1.2149181]

The next generation of astronomical missions will require instruments with the largest arrays of scientific imaging detectors ever flown in space, operating at extremely low light levels with stringent requirements for quantum efficiency (QE), optical bandwidth, and dark current (<10 e−/pixel/h). The SuperNova acceleration probe led by Lawrence Berkeley National Laboratory (LBNL) is addressing these requirements by using a large array of high purity silicon charge coupled devices (CCDs). In order to achieve high QE and broadband response, conventional CCDs use a backilluminated configuration, in which the substrate is chemically and/or mechanically removed. Use of standard low-resistivity silicon limits the active detector thickness to 20 μm or less, reducing the detector response at long wavelengths, where absorption takes place deeper in the silicon. By fabricating CCDs on high purity, n-type substrates (with impurity levels <10¹² cm⁻³) the active layer thickness can be increased to more than 250 μm, enabling a strong near infrared to visible response.1 Full depletion of these imagers also greatly improves the point spread function for high resolution imaging.2

High purity CCDs require a backsurface electrode that satisfies two conditions for optimal performance. First, absorption by the electrode must be minimized. The backsurface electrode plays an essential role in determining short wavelength (e.g., UV) QE because light in this spectral range is absorbed very close to the silicon surface. Second, the silicon surface must be passivated to minimize surface-generated dark current. The backsurface molecular beam epitaxy (MBE) growth process developed in this work fulfills these requirements in order to broaden the useful spectral range of high-purity silicon imagers, and provide high QE, low dark current, and long-term stability at a low cost.

We have previously demonstrated the effectiveness of backsurface electrodes formed by MBE growth of boron-doped silicon on thinned p-type (n-channel) CCDs.3 Boron surface segregation is minimal and very sharply peaked (delta-doped) layers can be grown within 1.5 nm of the backsurface. 100% internal quantum efficiency has been achieved with these CCDs in the UV, and detection of electrons directly impinging on CCDs has been demonstrated for energies as low as 50 eV.5 In order to make this process widely applicable and cost effective for a variety of imagers, the MBE process is conducted at low substrate temperatures for compatibility with fully processed and metallized devices.

For low-light-level scientific imaging, p-channel CCDs fabricated on high purity n-type substrates are preferable to conventional n-channel CCDs, primarily because p-channel CCDs are less susceptible to bulk radiation damage.5,6 Therefore, we have developed an MBE growth process using antimony as an n-type dopant for formation of a backsurface electrode on p-channel CCDs. This process allows Sb delta layers to be deposited entirely at low temperature (<450 °C). A complete description of our surface treatment and MBE growth process is given elsewhere.7 In this work, silicon is supplied by an electron-beam source at a deposition rate of 0.04 nm/s, and Sb is supplied by a Knudsen cell heated to ∼320 °C with a flux of ∼1.5×10¹² cm⁻² s⁻¹. A silicon buffer layer is deposited at 450 °C. The substrate is then cooled to 300 °C and ∼0.4 ML Sb is deposited followed by a silicon cap deposited at a rate of 0.04 nm/s.

The Sb doping process was applied to both photodiode test structures and 1k×1k CCDs fabricated at LBNL and DALSA Semiconductor. Details about the structure and fabrication of these devices are described elsewhere.5,9 An in situ reflection high-energy electron diffraction (RHEED) pattern of a Sb-doped CCD backsurface shows that after the growth is complete, 2×1 surface reconstruction is still present, indicative of high quality crystalline material [see Fig. 1(a)]. Although Sb tends to surface segregate during...
growth (to a larger extent than boron, for example), the full width at half maximum of the Sb concentration on a backside-treated CCD as measured by secondary ion mass spectroscopy (SIMS) is only 4.5 nm as shown in Fig. 1(b). Due to the high concentration of Sb throughout the layer, it is expected that it will make a sufficient backside contact even if the cap layer is thinner than 4.5 nm.

Hall effect measurements in conjunction with SIMS were used to determine the electrical activation of the Sb in MBE layers grown on high-purity silicon substrates. For example, after deposition of \(0.4\) ML of Sb and a 15 nm Si cap, the measured activated dose is \(2 \times 10^{14} \text{ cm}^{-2}\) which is \(85\%\) of the deposited dose. However, the conductivity of the Sb layer measured with the Hall probe decreases with decreasing silicon cap thickness (see Fig. 2). This decrease in conductivity is partially accounted for by Sb surface segregation during growth. Further reduction in conductivity may be accounted for by a reduction of the amount of Sb that is incorporated in substitutional sites due to near-surface defects. Finally, the charge distribution in the vicinity of activated Sb might be altered by proximity to the surface.

Photodiode test structures were used initially to test depletion width and dark current. Full depletion was observed at \(-20\) V with a room temperature dark current of \(<1\) nA/cm\(^2\) at 80 V, comparable to diodes with doped polysilicon backcontacts (a process that is incompatible with low temperature growth on fully processed devices).

Full compatibility of the Sb-doping process with 1k1k CCDs operated in full depletion has been demonstrated. A test pattern image is shown in Fig. 3 and QE data are shown in Fig. 4 for CCDs with \(\sim 3 \times 10^{14} \text{ cm}^{-2}\) Sb and different Si cap thicknesses, 1.5, 2.5, 5.0, and 15.0 nm. Some deviation from the reflection-limited response is observed. For example, the QE is lower than expected at 350 and 450 nm and higher at 900 nm. These deviations are attributed to systematic errors in the measurement setup resulting from several factors, including low source intensity in the 300–400 nm range, a low-intensity red leak, the use of filters for spectral discrimination, and inherent differences in the spectral response of the reference diode and the CCD. However, a clear trend of increasing QE with thinner cap layers is observed.

![Fig. 1](image1.png)  
**FIG. 1.** (a) RHEED pattern and (b) SIMS of Sb doped layer grown at 300 °C with a 5 nm cap on a high purity 1k1k silicon CCD. For comparison, a profile for a higher temperature growth at 380 °C on a silicon wafer is shown. Surface segregation on the CCD is comparatively small. The total Sb dose measured by SIMS is \(2.5 \times 10^{14} \text{ cm}^{-2}\) for the CCD and \(2.3 \times 10^{14} \text{ cm}^{-2}\) for the 380 °C growth. Quadrupole SIMS analysis was performed by Charles Evans and Associates using a 500 eV Cs\(^+\) ion beam impinging on the sample at an angle of 60°.

![Fig. 2](image2.png)  
**FIG. 2.** Electron sheet density and mobility with increasing Si cap thickness obtained from Hall effect measurements using the Van der Pauw configuration with indium contacts and a field strength of 0.2 T. Sheet density is reproducible to within 3%, and mobility is reproducible to within 2%.

![Fig. 3](image3.png)  
**FIG. 3.** (a) Test pattern image taken on 250-μm-thick, backilluminated, 1230×1170, 12 μm pixel LBNL CCD at -140 °C, with backside Sb doping by MBE and a 15 nm Si cap layer. The substrate bias of 45 V was sufficient to fully deplete the CCD. A vertical short unrelated to the MBE process is visible down the center of the image.
observed, especially in the UV region where significant absorption occurs within the MBE layer. For the 1.5 nm cap layer, near 100% internal quantum efficiency has been achieved over the entire spectral range from 250 to 900 nm. Room temperature dark current measured in diode mode was ~4 nA/cm² at 50 V which is within normal range for these CCDs. The lowest dark current was 0.5 e⁻/pixel/h, measured at 138 K in a CCD with 9 µm pixels and a MBE cap layer 2.5 nm in thickness. The dark current was observed to increase to 7 e⁻/pixel/h for a 15 µm pixel device for the thinnest cap layer tested (1.5 nm). When normalized to pixel area this increase is a factor of approximately 5 as the cap layer thickness is decreased from 2.5 to 1.5 nm. It should be noted that this is still well within the operable range. While these numbers are suggestive that we may be approaching the lower useful limit on cap layer thickness achievable by this process, more work is underway to determine whether the observed increase in dark current for the 1.5 nm cap layer is statistically significant. It should also be noted that devices with 2.5 nm cap layers were comparable in dark current to those with thicker cap layers. This is an indication that the activated Sb layer is sufficient to create a functional back electrode, despite the observed lower concentration observed by Hall effect.

Testing of photodiodes and CCDs with MBE-grown Sb layers indicates that we can form a thin low-temperature backsurface contact with low dark current. Enhanced short-wavelength QE was observed for Sb layers grown closer to the surface, with nearly 100% internal QE achieved at wavelengths as low as 250 nm with a 1.5 nm Si cap layer.

Part of the research described in this letter was carried out at the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration. This work was supported by the Advanced Measurement Detection program within NASA’s Aerospace Technology Office. Work by S.E.H. was supported by the Director, Office of Science, Office of Basic Energy Sciences, of the US Department of Energy under Contract No. DE-AC02-05CH11231.