VLSI Design of Turbo Decoder for Integrated Communication System-On-Chip Applications

Wai-Chi Fang
Jet Propulsion Laboratory, California Institute of Technology
4800 Oak Grove Drive, Pasadena, CA 91109 USA

Ashwin Sethuram and Kemal Belevi
Dept. of Electrical Engineering, University of Southern California
Los Angeles, CA 90089 USA

Abstract

A high-throughput low-power turbo decoder core has been developed for integrated communication system applications such as satellite communications, wireless LAN, digital TV, cable modem, Digital Video Broadcast (DVB), and xDSL systems. The turbo decoder is based on convolutional constituent codes, which outperform all other Forward Error Correction techniques. This turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication system-on-chip products. The turbo decoder core provides Forward Error Correction of up to 15 Mbits/sec on a 0.13-micron CMOS FPGA prototyping chip at a power of 0.1 watt.

1. Introduction

A great interest has been gained in recent years by a new error-correcting code technique, known as “turbo coding” which has been proven to offer performance closer to the Shannon’s limit than traditional concatenated codes [1, 2].

As shown in Figure 1, the turbo code allows communication at lower Eb/No (i.e. energy per bit to noise power spectrum level ratio). The turbo code achieves better coding gain than traditional codes. It is also a simple decoding strategy and allows uncomplicated hardware implementation. Therefore it has been adopted by important broadband communication applications and standards such as DVB-RCS (Digital Video Broadcast – Return Channel Satellite) and the 3G wireless communication.

This paper reports a high-throughput low-power turbo decoder core for integrated communication systems such as Digital Video Broadcast (DVB), satellite communications, wireless LAN, digital TV, cable modem, and xDSL systems. In section 2, we address the turbo decoder architecture and design issues. Section 3 describes detailed functional implementations of the turbo decoder. Section 4 presents the executable model of the turbo decoder in Verilog and its FPGA implementation.

2. Architecture Design of the Turbo Encoder

The turbo encoder is equivalent to two convolutional encoders plus, a look–up table (LUT) to store the interleaver addresses. The turbo decoder includes two soft output decoders plus a random access memory (RAM) for the interleaver/deinterleaver functions. The soft output decoders can be either Soft Output Viterbi (SOV) decoders or Maximum A Posteriori (MAP) decoders [2]. MAP decoders give 0.5 to 1.0 dB more coding gain than Soft Output Viterbi decoders and are approximately two times more complex in number of equivalent computations. The SOV algorithm is considerably simpler than the MAP algorithm. It is basically the Viterbi algorithm with some small changes. The largest change is in the add–compare–select (ACS) circuit where the difference between path metrics into a state is calculated. The difference for each state is stored along with the path decision. Trace-back occurs as normal with the absolute difference used to indicate the reliability of a decoded b. A difference of zero indicates that the bit is very unreliable, while a large value indicates a reliable value.

Figure 2 Block Diagram of Turbo Decoder.
Figure 2 shows a block diagram of turbo decoder of a receiver. The received sequence from the channel is first processed and parsed through the channel metric and parsing block. The output of this block is a sequence of estimates that indicate how close each received bit looks like a 1 versus a 0. On these estimates SISO1 generates “soft decisions” which tell what the probability of each received bit being a 1 or a 0 based on the given sequence of bits received. These soft decisions are then permuted to be input to SISO2. The SISO2 outputs “soft decisions” based on not only the estimates from the channel metric computing and parsing block but also the soft decisions from SISO1. These soft decisions are again interleaved and sent to SISO1. Now, SISO1 has more information to work than the last time it tried to decode the sequence and it can use this soft information hopefully do a better job this iteration.

This iterative decoding process is repeated either a fixed number (e.g. 10 times) of times or until some coverage criteria is met. Once finished, based on the soft decision, hard decisions are made. Intuitively, if the probability of a 0 is higher than that of 1 the hard decision will guess that a 0 was sent, otherwise it will guess that a 1 was sent. Notice that the SISO in general perform the following function. They take in as input information from the channel and soft decisions from the other SISO and output soft information. For this reason they are called Soft-Input/Soft-Output decoders.

3. Functional Design

Figure 3 shows the functional diagram of the SISO decoder. Descriptions of these functional blocks are presented in the following.

3.1. FSM

An important part of the code is the FSM or the control Machine. This describes the states used. This decoder uses 5 states as shown below.

- **State0 (S0):** Initial State.
- **State1 (S1):** Reads sequence for Interleave and de-interleave. The de-interleaving sequence is derived from the interleaving sequence.
- **Wait State (SWAIT):** Idle state which awaits the Start signal when channel info is available.
- **State2 (S2):** Reads ck1 and ck2 channel information. The channel information are read in a separate state from the interleaving sequence so that one can now read new channel info without having to read the interleaving/de-interleaving sequences again.
- **State3 (S3):** Perform the operations for Forward and Backward calculations in SISO.
- **State4 (S4):** Perform operations for ISOs, that is the Intermediate Soft Outputs and interleave or de-interleave them depending on the iteration. If iteration is 20 then proceed to S5 else start the SISO again at State S3.

When iteration reaches 20, it means that the information has run through SISO1 and SISO2 10 times.
- **State5 (S5):** Send out Hard Decisions based on the Final Soft Outputs.

![Figure 3 Functional Diagram of the SISO Decoder](image)

**State Diagram:**

![Figure 4: FSM of Turbo Decoder](image)

3.2 Memory Implementation

Now, what is of extreme importance to the whole design is the way in which memory operates. Basically, at the beginning of a cycle (on the pos-edge of clock), any Read that needs to be done from memory is executed. However, the read is done with a small delay. The write is then done at the end of the cycle — on the following pos-edge of clock. The reason for the small delay in read is to ensure that both read and write are done during the same clock cycle using the same ‘Count’ value from the counter module.

3.3 Forward/Backward Implementation

The module used to calculate values for the Forward and Backward arrays is called the FANDB
module. It uses 8 ACS modules – four to calculate the Forward values and four to calculate the Backward ones in parallel. In this module, shown in Fig. 5, the critical path consists of one 1-bit compare unit, two 7-bit multiplexers, two 7-bit adders and an ACS unit. Basically, this module is simply combinational logic working asynchronously that takes in certain input values and puts out a stable output after a delay. An important point to be noted here is that the output from the FANDB module is saved in registers in the FORWARD module. The reason for this is to implement forwarding which is needed because in successive cycles, the next Forward/Backward calculation iteration need the values “just” calculated; but one cannot write and read from the same memory location at the same time. Hence forwarding has been implemented.

![Fig. 5: Forward and Backwards calculation](image)

### 3.4 SO Calculation Implementation

The SO calculation is done in the SOCALC module as shown in Fig. 6. It is similar to the FANDB module in that it is simply combinational logic which works asynchronously and simply spits out a constant result after a time delay. Here the critical path consists of a 1-bit compare unit, seven 7-bit multiplexers, four 7-bit adders, an ACS unit, two 7-bit compare unit, a 4-bit compare unit, two 7-bit subtract units. It uses 4 ACS units total.

![Fig. 6: SO Calculation](image)

### 3.5 Add Compare Select (ACS) Module

The ACS module is implemented as shown in Fig. 7. It uses the basic adder, compare, and multiplexer units.

![Fig. 7: ACS](image)

### 3.6 Interleaver/De-Interleaver

The actual interleaver construction has a large influence on the performance at high SNR’s. Therefore, finding good interleavers matched to the specific component codes used is important. That is interleavers where the low weight words for the first component code are not interleaved to low weight words for the second component code.

The graph shown in Fig. 9 is very critical in order to understand the influence of the interleaver design on the overall decoder performance. Essentially, the interleaver size increases, the decoder performance increases. But this only happens till a threshold or saturation value, after which, the performance enhancement reduces with respect to the hardware complexity. This basically means that after this interleaver size, the system obeys the “law of diminishing returns”. In our design, we observed this threshold interleaver size to be 1024 bits, and hence we have designed this size in our behavioral and structural model.

### 4. Executable Model in Verilog and FPGA Implementation

Figure 8 illustrates the structural model of the interleaver. Here, we use the 2-SISO model to increase the
speed of execution and hence use the iterative decoding algorithm which has been explained earlier. Our code was synthesized in Synopsys and design was further optimized to further improve area-timing constraints. The entire code is parameterized, which means the whole code can be modified easily to fit any size for advanced communication system-on-chip products. Simulation results are shown in Figure 10. A FPGA prototype chip of the turbo decoder core has been implemented. It provides Forward Error Correction of up to 15 Mbits/sec at a power dissipation of 0.1 watt.

![Figure 8: Interleaver](image)

![Figure 9: Interleaver Size](image)

5. Conclusion

A high-throughput low-power turbo decoder core has been developed for integrated system-on-chip applications. This turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication system-on-chip products. A FPGA prototype chip of the turbo decoder core provides Forward Error Correction of up to 15 Mbits/sec at a power of 0.1 watt.

6. Acknowledgments

The research described in this paper was partially carried out by the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration.

References


The following is a possible innovation or item of New Technology:

Title: VLSI Design of Turbo Decoder for Integrated Communication System-On-Chip Applications

JPL Contributors

Who should be included as contributors on the New Technology Report? Those who have made a direct, unique, and significant contribution to the conception and/or implementation of the innovation.

<table>
<thead>
<tr>
<th>Badge #</th>
<th>First</th>
<th>M. Last</th>
<th>Lab Ext</th>
<th>Section Number</th>
<th>Main Contact</th>
<th>Specific Inventive Contribution</th>
</tr>
</thead>
<tbody>
<tr>
<td>102778</td>
<td>WAI-CHI</td>
<td>FANG</td>
<td>4-4695</td>
<td>3443</td>
<td>Y</td>
<td></td>
</tr>
</tbody>
</table>

Non-JPL Contributors

A badge number is not required for Non-JPL contributors. If the contributor has a JPL badge number, please enter it; otherwise, fill in all information as appropriate.

<table>
<thead>
<tr>
<th>Badge #</th>
<th>First</th>
<th>M. Last</th>
<th>Phone</th>
<th>Email</th>
<th>US Citizen/ Perm. Res.</th>
<th>Company</th>
<th>Contract #</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Funding Disclosure

Funding Source: NASA

Funding Project:* 101952 RASC II

Task: 84002

*Project/Task used for tracking purposes only, the number will be checked against existing and past account codes within the NBS financial system

Task Order: 10721

Development Costs: 0

(Please estimate within 50K)

Additional Development Dollars Anticipated: 0

New Technology Description

Novelty

Describe what is new and different about your work. Attach supporting material if necessary.

1. The turbo decoder is a high-throughput low-power core for communication system-on-chip applications.
2. The turbo decoder is based on convolutional constituent codes, which outperform all other Forward Error Correction techniques.
3. This turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication system-on-chip products such as such as satellite communications, wireless LAN, digital TV, cable modem, Digital Video Broadcast (DVB), and xDSL systems.
4. A prototype chip of the turbo has been implemented into a 0.13-micron CMOS FPGA. This chip provides Forward Error Correction of up to 15 Mbits/sec at a power of 0.1 watt.

Technical Disclosure

Problem - Motivation that led to development or problem that was solved.

Turbo code is a key functional block of advanced communication systems. Due to its high computation complexity, turbo code implementation in software is too slow to meet high throughput requirements. Meanwhile, turbo code in ASIC is not flexible to integrate with other functional blocks of advanced communication system.
Solution
An advanced communication system based on turbo code has been proposed by using system-on-a-chip technology. It can meet high throughput, low power, light weight, small size, and high performance requirements. The turbo code is the key functional core of the proposed communication system-on-a-chip design. A high-throughput, low-power, parameterizable turbo decoder core has been developed for this advanced communication system-on-chip design. Because this turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication system-on-chip products such as satellite communications, wireless LAN, digital TV, cable modem, Digital Video Broadcast (DVB), and xDSL systems.

Description
See the attached technical paper.

<table>
<thead>
<tr>
<th>Patent Right Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>This technology is related to or resulted from assigned work: Y</td>
</tr>
<tr>
<td>If No, explain</td>
</tr>
</tbody>
</table>

| Has the technology disclosed in this NTR been published or submitted for publication? N |
| Publication date/estimated publication date: |
| Journal/publication source: |
| Are there plans to submit a paper about this technology? Y |
| Were copies of a publication regarding this technology distributed to others outside of JPL? N |
| Has the technology disclosed in this NTR been presented at a conference or meeting (with outside JPL personnel in attendance)? N |
| Conference/meeting date: |
| Name and location of conference/meeting: |
| Has the technology disclosed in this NTR been described on a website? N |
| Approximate date of first posting on the website: |
| Website URL: Name and location of conference/meeting: |
| Has this technology disclosed in this NTR been in use anywhere outside of JPL? N |
| Approximate date of first usage: |
| Describe usage specifically, where it was used and in what manner: |

Have disclosures been made with a Non-Disclosure Agreement (NDA) in place. Please list to whom, when and where any disclosures took place AND please provide a COPY of the Non-Disclosure Agreement.
N/A

There are plans to disclose this technology to the public in the future. Please list to whom, when and where these disclosures will take place.

Has the technology involved been built or used for its intended customer purpose? If so, please give dates and particulars.
N/A

Is this technology a semiconductor chip product? Y
If so, is it in the form of a mask work and is the mask work fixed in its final form?
It is in the form of executable code in Verilog.

<table>
<thead>
<tr>
<th>Commercialization Factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>At what level of development is this innovation? What further development is necessary or ongoing?</td>
</tr>
<tr>
<td>This innovation is at a form of executable code in Verilog and has been implemented into a FPGA chip.</td>
</tr>
<tr>
<td>Prototype developed?</td>
</tr>
<tr>
<td>Invention fixed in its final form?</td>
</tr>
<tr>
<td>List specific applications/markets and potential estimated use in the commercial market place (be very specific, e.g. automobile, semiconductor, etc.)</td>
</tr>
<tr>
<td>Potential applications include satellite communications, wireless LAN, digital TV, cable modem, Digital Video Broadcast (DVB), and xDSL systems.</td>
</tr>
<tr>
<td>List any related/similar government applications which currently utilize similar technology over which your innovation is an improvement</td>
</tr>
<tr>
<td>CCSDS standard for deep-space telemetry.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NASA Tech Briefs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Do you want this information published in NASA Tech Briefs magazine (<a href="http://www.nasatech.com">www.nasatech.com</a>)? Note that if you want the innovation to appear in Tech Briefs, you will need a Technical Support Package (TSP)</td>
</tr>
</tbody>
</table>