To be presented at the International Conference on Microel ectronic Test Structures (March 23, 1993)

# SEU/SRAM AS A PROCESS MONITOR

B.R. Blacs and M. G. Buchler Jet Propulsion Laboratory 300-329 4800 Oak Grove Drive Pasadena, CA 91109

### ABSTRACT

The SEU/SRAM is a 4-kbit Static Random Access Memory (SRAM) designed to detect Single-Event (SEUs) produced by high energy particles. This device was used to determine distribution in the memory The variance in spontaneous flip potential. this potential was determined to be due to the variation in the n-MOSFE1 threshold For a 1.2- $\mu m$  CMOS process, the standard deviation was found to be 8 mV. Using cumulative distribution and residual stuck cells and non-normally distributed cells are easily identified.

### I NTRODUCTI ON:

The use of matrixed test structures has been shown to be an effective approach to collecting statistical data with respect to inverter threshold voltages [1], metal steps [?], linewidths [?], and contact resistances [3]. such structures require analoginstruments such as a digital voltmeter to determine the measured value.

The SEU/SRAM can be used to obtain analoginformation using externally forced voltages and on-chip latches (memory cells). This allows more rapid measurements of analog parameters. The structure used in this study is the RADMON (RADiation MONitor), shown in Figure 1. Its primary purpose is to detect single-event upset particles and total dose radiation. The version used in this study is an updated version of a previously fabricated 1.6- $\mu$ m CMOS chip [4]. It consists of an SEU/SRAM and two total dose p-FE1s.

In this study the SEU/SRAM is evaluated as a process control test structure. The size of the RADMON, as shown in Figure 1, is small portion, 2.7 mm², of the stepper field of 200 mm². The memory cell layout is shown in Figure 2. The SRAM was fabricated with 1.2-  $\mu$ m n-well CMOS process at a MOSIS brokered foundry,

 $\ensuremath{\text{lhe}}$  SRAM cell schematic, shown in Figure 3, has a six-transistor memory cell with an

offset voltage, V, that is used to evaluate the spontaneous cell flip potential. dimensions of the MOSFETs in the cell are The timing diagram for listed in lable 1. the operation of the cell is shown in Figure This diagram shows that the cell has three modes of operation: Read, Write, and In the Read and Write cycles, V. = 5 Initially all the cells are written into the initial state which is described in Figure 3. Then the cells are operated in the Stare cycle in which V. is gradually lowered to a potential  $V_0(\text{stare})$ . In this state ionizing particles that deposit sufficient charge will flip individual cells. If V. is lowered sufficiently, the memory cells will flip spontaneously. This is the behavior that will be analyzed in this paper for its usefulness as a process monitor. It will be shown that the spontaneous flip potential is a measure of the uniformity of the threshold voltage of inverter #1, Vlil.

## MEMORY CELL MODEL:

The cell spontaneous flip behavior is explained by the SRAM transfer curves shown in Figure 5. These curves were generated using a simple model for the MOSFET drain current which does not include channel length modulation [5]. The inverter has an input voltage, Vin, and output voltage, V<sub>ou</sub>t. CMOS inverter transfer curve is divided into five regions [G]. These regions arc with respect to  $VT_n = n - FE$ described threshold voltage,  $V1_p = p-FE1$  threshold voltage, and  $V1_1 = inverter$  threshold vol tage.

in Region I, O ' $V_{\text{irl}} \leq VI_n$  and  $I_n = I_p = 0$  and  $V_{\text{out}} = VDD$ . In Region 11,  $VI_n \leq VI_n \leq VI_1$  and  $I_{nsat} = I_{plin}$ . In Region 111,  $V_{in} = V_{out}$ ,  $I_{nsat} = I_{psat}$ . In Region IV,  $VI_1 \leq VI_{rl} \leq VDO - VI_p$ ,  $I_{nlin} = I_{psat}$ . In Region V,  $VDD = VI_p \leq VI_{rl} \leq VDD$ ,  $I_{rl} = I_p = 0$  and  $V_{out} = 0$ .

The MOSFET drain currents arc:

$$(2)$$
  $I_{nsat} = (B_n/2) (V_{in}-V_{in})^2$ 

(3) 
$$l_{plin} = \beta_p(VDD-V_{in}-Vl_p-(VDD-V_{out})/2)$$
  
.  $(VDD-V_{out})$ 

(4) 
$$^{1}$$
psat =  $(B_{p}/2) (VDD-V_{in}-VT_{p})^{2}$ 

where B = KP·We/Le and VT is the threshold voltage. For p-FETs VT is the magnitude of the threshold voltage. Also KP =  $\mu$ ·Cox where  $\mu$  is the channel mobility, and Cox is the gate oxide capacitance/area. Finally We = W-AW and Le = 1-AL where W and L are the asdrawn channel width and length respectively,  $\Delta W$  and AL are the channel width and length correction factors, respectively. The MOSFFT values used in the following analysis are shown in Table 2.

The memory cell has two stable states located at the upper-left and lower-right corners of the chart shown in Figure 5. As  $V_0$  decreases from 5 V, the upper-left <code>stable</code> point follows a path <code>described</code> by the circles <code>shown</code> in Figure 5. When V. = 1.5 V, <code>the</code> cell flips to the lower-left stable point.

# **EXPERIMENTAL** RESULTS:

The memory cell V. distributions are shown in figure 6 for eleven chips from Wafer #1. As seen in Figure 6, the SRAMs have a distribution of offset voltages at which the The data was acquired by cells flip. lowering the offset voltage,  $\ensuremath{\text{V}_{\text{o}}}\xspace,$  and counting the number of flipped cells at that V. value. The memory was then reset and the offset voltage lowered to a V. that is 1 m/V lower than the previous value and again the number of flipped cells determined. This process is repeated until all 4096 cells flip. Note these curves arc completely That is for a given  $V_{\circ}$ , the deterministic. same cells flip.

The distributions shown in Figure 6 arc Gaussian in nature and can be characterized by the normal distribution with a mean of  $V_{00}$ , and a standard deviation of  $V_{00}$ . The cumulative distribution plots for the chips shown in Figure 6 arc shown in Figure 7.

The data is characterized by the cumulative probability function using:

(5) 
$$P(V_{01}>V_0) = 100 \cdot (N-0.5)/N_1$$

where N is the number of flipped cells at V. and for this memory  $N_{\xi}$  = 4096. The analytical formula that describes the

cumulative distribution is:

(6) 
$$N = N_{1}\{1 - erf[(V_{0} - V_{0\mu})/V_{00}\sqrt{2}]\}/2$$

where crf is the error function. The result of a least squares fit to each of the curves shown in Figure 7 is listed in Table 3. entire range of data was fitted. Notice that the curves with the largest standard deviations, namely chips #2 and #4, have cells that deviate significantly from the main distribution. The standard deviations for the distributions is the ti ghtest about 8 mV. observed to date being Previously observed standard deviation values for a  $1.6-\mu m$  CMOS process were shout 10 mV

Sclected chips are examined in detail in Figures 8 to 10 where the cumulative and residual distributions arc shown. The cumulative distribution allows a critical examination of the tails of the distribution. The residual distribution allows a critical examination of the cells near the mean of the distribution. An example of a stuck column is shown in Figure 8 and a stuck cell is shown in Figure 9. Acceptable behavior is shown is shown in Figure 10.

The results were simulated with a normally distributed sample. As seen in Figure 11., several data points fall slightly below the fitted line in the tails of the distribution. This same behavior is shown in Figure 10.

A summary of the results from all the wafers included in this study are shown in Figure 1?. These samples came from four wafers and arc tightly clustered. The mean offset voltage has a span of 30 mV and the standard deviation of the offset voltage varies from 7 to 9 mV. This is considered excellent cell distributions for cells located (a) within a chip, (b) between chips, and (c) between wafers.

### DAIA ANALYSIS:

The interpretation of results follows from observing the nature of the transfer curves shown in figure 5. A close examination of this figure reveals that the spontaneous flip point is determined when V. reaches the threshold voltage of inverter #1, VI;1. The CMOS inverter threshold voltage is determined by the conditions given in Region III described above:

where  $\text{VI}_n$  is the n-MOSFE1 threshold voltage, and  $\text{VI}_p$  is the magnitude of the p-MOSFE1 threshold voltage. The Beta factor is:

(8) 
$$B_r = \frac{B_n}{P_p} = \frac{KP_n(W_n - \Delta W_n)(L_p - ALP)}{KP_p(W_p - \Delta W_p)(L_n - AL_n)}$$

The <code>inverter</code> threshold equation is plotted in Figure 13 and shows that for  $^{\beta}r \rightarrow 0$ ,  $^{\gamma}\eta^{-1}$  VDD -  $^{\gamma}\eta^{-1}$  and for  $^{\beta}r \rightarrow \infty$ ,  $^{\gamma}\eta^{-1}$  =  $^{\gamma}\eta^{-1}$ .

Using propagation of error analysis, the variance of the <code>inverter</code> threshold voltage is:

(9) 
$$VT_{10}^{2} = \frac{VT_{p0}^{2}}{(1 + \sqrt{B_{r}})^{2}} \frac{B_{r}VT_{n0}^{2}}{(1 + \sqrt{B_{r}})^{2}}$$

$$\frac{B_{r}(VDD - VT_{n} - VT_{p})^{2}}{4(1 + \sqrt{B_{r}})^{4}} \cdot G$$

where

(10) 
$$G = \frac{W_{no}^2}{W_{en}^2}, \frac{W_{po}^2}{W_{ep}^2}, \frac{L_{no}^2}{L_{en}^2}, \frac{L_{po}^2}{L_{ep}^2}$$

These equations show that for  $\beta_r$  = 0, VI i = (VDD - VT $_{p\mu}$ ) ± VT $_{po}$  and for  $\beta_r$  =  $\infty$ , VTi = VT $_{n\mu}$  ± VT $_{no}$ .

The spontaneous flip point,  $\text{V}_{\text{o}},$  was determined to bc equal to the <code>inverter</code> threshold voltage of inverter #1. This conclusion was reached as follows. The Beta factors for the two inverters in the memory cell arc:  $\beta_{r1}$  = 10.7 and  $\beta_{r2}$  = 15.1. Introducing these values into Eq. (7) leads to the inverter thresholds: VTi = 1.48 V and VII2 = 1.39 V. The  $VI_{i1}$  = 1.48 V is the spontaneous flip point shown in the simulation given in Figure 5. This value is close to the experimentally observed V. values closc to 1.72 V summarized in Figure 12. The discrepancy between 1.48 and 1.72 is easily explained by the simplistic MOSFET model given in Eqs. (1)-(4). If channel length modulation was included in the MOSFET model, then the transfer curve for INVT#1 would have a finite slope at the mid-point. This will increase the modeled spontaneous flip point from 1.48 V and bring the result closer to the experimental value of 1.72 V.

The standard deviation of 0%, is mainly due to the variation in the n-ft1 threshold voltage. This conclusion was reached as follows. Introducing the FET model parameters listed in lable 2 into Eqs. (9) and (10) leads to:

(11) 
$$VT_{10}^2 = 0.055 \cdot VT_{po}^2 + 0.586 \cdot VT_{no}^2 + 0.008 \cdot G$$

for inverter #1. This equation shows that  $VI_{n\sigma}$  is the dominant parameter.

Now the results in Figure 12 and Table 3 can be interpreted as follows. The mean offset voltage is:

(12) 
$$V_{0\mu} \approx V_{1i1}$$

and

The conclusion, given in Eq. (13), is determined by the layout of INV#1 where  $\beta_{r1}$  = 10.7. Thus by changing the layout of the cells, various features of the cells can be sensed.

#### CONCLUSI ON:

The SEU/SRAM provides data on the uniformity of a CMOS process. The 4-kbit SRAM memory cell offset voltages were found to be normally distributed. The offset voltage depends on the threshold voltage of inverter #1 and its distribution depends on the variation in  $VT_{n1}$ . Cumulative distribution plots reveal SRAMs with stuck bits which appear in the tails of the distribution. Residual plots reveal SRAMs with bits that do not flip according to a normal distribution near the mean of the distribution. 1 he observed variances were about 8 m/V. This result is considered excellent behavior within a chip, chip-to-chip, and wafer-towafer. This result provides a measure of excellence to be met by future CMOS foundry runs.

# REFERENCES:

1. D.J. Hannaman, ct. al., "Inverter Matrix: A vehicle for assessing the process quality through inverter parameter analysis () f variance", ICMIS Vol. 4, 107-111 (March 1991).

- ?. H. Sayah and M. Buehler, "Linewidth and step resistance distribution measurements using and addressable array", ICMTS, Vol 3. 89-9? (1990).
- 3. M. G. Buchler and H. R. Sayah, "Contact resistance measurements using an addressable array", Proc. VLSI Multilevel Interconnect Conference, ???7-2'37 (1987).
- 4. M. G. Buchler, B. R. Blats, G. A. Soli, N. Zamani, and K. A. Hicks, "Design and Qualification of the SEU/ID Radiation Monitor Chip", JPL Publication 92-18 (October 1, 1992).
- **5.** Y. P. **Tsividis,** Operation and Modeling of the MOS transistor, McGraw-Hill (New York, 1987).
- **6.** N. **Weste** and K. **Eshraghian,** Principles of CMOS **VISI** Design, A systems Perspective, Addison-Wesley (Reading, MA, 1985).

#### ACKNOWLEDGMENT:

The research described in this paper was performed by the Center for Space Microelectronics technology, Jet Propulsion l aboratory, Cal i forni a Institute of technol ogy, and was sponsored by Strategic Defense Initiative Organization. The 1.2-µm CMOS SEU/SRAM is a part of RADMON designed for use on the SIRV (Space technology Research Vehicle) to be launched The authors are indebted to MOSIS for brokering the CMOS fabrication and to Genuna Tardio for the MOSFET model parameter data.

File: 1CM13322.doc

Table 1. Dimensions of SEU/SRAM MOSFETs.

FET	L (μm)	W <b>(μ</b> m)	Ad (μm²)	Β(μΑ/V <sup>2</sup> )
Mn1 Mn2	1. ? 1. 2	2. 4 3. ?	17.92 74.88	180.8 16.9
Mp1	3,2	2. 4	14,08	255.5
Mp2 Mt1	3.? 1.2	<b>2.4</b> 2.4	12,16	16.9
Mt2	1. 2	2. 4		

Table 2. MOSFET Model Parameters (Run N260,  $1_0 = 20$ °C).

PARAM	UNITS	MEAN	STDEV	
n-FET RESULTS				
VT. KP. AW AL	μΆ/V <sup>2</sup> μm μm	69.00 ± 0.46 ±	0.0101 1.2000 0.0200 0.0116	
p-FE RESULTS				
VI KP₀ <b>∆W</b> Al	V μΑ/V <sup>2</sup> μπ μπ	23.00 ± 0.30 ±	0. 0087 0. 5200 0. 0310 0. 0180	

Table 3. SEU/SRAM V. results.

CHIP	WAFER NO.1 V <sub>Oµ!</sub> ±V <sub>OO</sub>
#1	1.7246±0.0076
#2	1.7202?0.0091
#3	1.7226±0.0081
#4	1.731930.0092
#5	1.7209±0.0078
#6	1.7224\$0.0075
#7	1.7247±0.0077
#8	1.7099±0.0089
<b>†</b> #9	1.7236%0.0084
#lo	1.7108*O.OO79
#11	1.7205*0.0078




Figure 1. RADMON: 1.6 mm x 1.7 mm.




Figure 2. Memory cell:  $33.6~\mu m \times 36.0~\mu m$ . The n-well and n- and p-select layers are omitted.




Figure 3. SRAM memory cell circuit.




Figure 4. SRAM memory cell timing diagram.




Figure 5. SRAM transfer curves showing the variation in the stable point, indicated by circles, as the offset voltage. Vo. is lowered-to the spontaneous flip point.




Figure 6. SEU/SRAM spontaneous flip response from eleven chips taken from  $1.6-\mu\mathrm{m}$  CMOS Wafer#1.




Figure 7. Cumulative distribution plots for the chips shown in Figure 6.




Figure 8. Results from Chip#4 Figure 6) showing a stuck column.




Figure 9. Results from Chip#2 (Figure 6) showing a stuck bit.




Figure 10. Results from Chip#1 (Figure 6) showing acceptable behavior.




Figure 11, Ideal cumulative distribution plot for  $V_{0\mu}$  = 1.72 V and  $V_{00}$  = 8mV.




Figure 12. Standard deviation vs mean offset voltage for chips fabricated on four wafers. The lines are linear regression fits to data from each wafer,




Figure 1.3 . Inverter threshold voltage dependence on the MOSFEI geometry factor  $\beta_{\Gamma}$  .