INVERTER MATRIX FOR THE CLEMENTINE MISSION

M. G. Buehler, B. R. Blaes, G. Tardio, and G. A. Soli
Jet Propulsion Laboratory
California Institute of Technology
Pasadena, Ca, 91109

ABSTRACT

An inverter matrix test circuit was designed for the Clementine space mission and is built into the RRELAX (Radiation and Reliability Assurance Experiment). The objective is to develop a circuit that will allow the evaluation of the CMOS FETs using a lean data set in the noisy spacecraft environment. As will be shown, only nine data points are needed to acquire ten CMOS FET parameters.

INTRODUCTION

An inverter matrix was designed for the RRELAX and included on the Clementine spacecraft. Two RRELAX units were fabricated. One unit is included on the Clementine spacecraft which will orbit the moon and fly-by the asteroid Geographos. The second unit is included on the Inter-Stage Adaptor (ISA) which goes into a translunar orbit. The Clementine is scheduled for launch on January 25, 1994.

The RRELAX, shown in Fig. 1, is by 4" x 4" x 1.5", weighs 22 oz and requires 2.5 watts peak power.

The unit contains an 80C86 microprocessor operating at 2.4 MHz and data acquisition circuitry to measure the experimental devices. The data is stored in the RRELAX memory and the results sent to the spacecraft through a serial port for down-linking.

The labels in Fig. 1 point to the experimental devices including SRAMs for Cosmic Ray detection, p-FETs for total dose measurement, and a CCD for radiation effects analysis. The locations of the two inverter matrices are shown in the figure. One matrix has a 7-foil Al equivalent shield and the other a 37-mil Al equivalent shield.

The inverter matrix was developed to evaluate CMOS FETs fabricated at a rad-soft rapid-prototype CMOS foundry in order to evaluate its space worthiness. The FETs included in the inverter matrix are typical of FETs found in integrated circuits. In addition the matrix was designed to require a small data set in order to minimize spacecraft down-link capacity. As will be shown, only nine data points are needed to characterize ten n- and p-FET parameters.

The layout of the inverter matrix, shown in Fig. 2, is similar to the inverter matrix developed in the

---

Figure 1. RRELAX showing the arrangement of test devices. The inverter matrices are labeled INVT11 (208) and INVT12 (207).

Figure 2. Inverter matrix with 64 test inverters arranged in four identical quadrants. The chip size is 1.63 x 2.58 mm2.
middle 80's for evaluating process statistics [1] and [2]. The matrix consists of 64 inverters arranged in four identical quadrants. In two of the quadrants, the gates are biased high during radiation and in the other two quadrants, the gates are biased low during irradiation. The dimensions of the inverter matrix FETs are listed in Table 1.

The key to this approach is the dependence of the inverter threshold voltage, \( V_Ti \), on geometry [3]:

\[
V_Ti = \frac{VDD + VTn\sqrt{B_r} - VT_p}{1 + \sqrt{B_r}}
\]

where \( VTi \) is the n-FET threshold voltage, and \( VT_p \) is the magnitude of the p-FET threshold voltage. The dependence of \( VTi \) on geometry, shown in Fig. 3, indicates how \( VTi \) depends on the geometry of the inverter, \( B_r \):

\[
B_r = \frac{B_n(VTT - VT_n)}{K_P(W - AW_n)(L - AL_n)}
\]

where \( K_P = \mu_0 \cdot C_0; \mu_0 \) is the zero-field channel mobility and \( C_0 \) is the gate capacitance per unit area. The FET design width is \( W \) and \( L \) is the design length. The actual width and length are described using \( AW \) and \( AL \). Notice that for \( B_r \to 0 \), \( VTi = VT_T \) and for \( B_r \to \infty \), \( VTi = VT_p \).

The transfer curves for the 16 inverters listed in Table 1 are shown in Fig. 4. The inverter threshold voltage is located at the intersection of the transfer curve and the positive sloping \( V_{out} - V_{in} \) line.

FET MODEL

The analysis uses the fact that at the inverter threshold both n- and p-FETs are in saturation. Thus the following simple square-law drain-current expression adequately describes the n-FET behavior [4]:

\[
I_D(n) = \frac{B_n(VTT - VT_n)^2}{2[1 + \theta_n(VTT - VT_n)]}
\]

where

\[
B_n = \frac{KP_n(W_n - \Delta W_n)}{(L_n - AL_n)}
\]

and

\[
\theta_n = \frac{WL_n}{(L_n - AL_n)}
\]

The p-FET equations are:

\[
I_D(p) = \frac{B_p(VDD - VTI - VT_p)^2}{2[1 + \theta_p(VDD - VTI - VT_p)]}
\]

where

\[
B_p = \frac{KP(p)(VDD - \Delta W_p)}{(L_p - AL_p)}
\]

and

\[
\theta_p = \frac{\theta_p L_p}{(L_p - AL_p)}
\]

The above FET models were chosen after numerous alternative models were tried. It was found that giving \( VTi \) a spatial description lead to unstable solutions. This is understandable since the data points, as seen in Fig. 5, are not located near the \( VTi \) extraction points. Also \( \theta_p \) is described by an \( L \)-dependence only. When the offset term \( \theta_0 \), was introduced into the model, \( \theta_0 \) parameters were too unstable and fluctuated about zero. When \( \theta_W \) was introduced into the model, these values also fluctuated about zero. The net result is a simple model that fits the data reasonably well and extracts reasonable parameters. Also the extraction procedure that is robust.

DATA FITTING PROCESS

The above equations were combined into the following equation set and fitted to the data shown in Fig. 5. The FET geometries for the cardinal points shown in Fig. 5 are given in Table 3. The equations for the n-FETs are:

\[
\sqrt{I_n} = a_0 + a_1 \cdot VT_i + a_2 \cdot \frac{(VTi - VT_n)^2}{(L_n - AL_n)}
\]

where

\[
I_n = 2 \cdot I_D(n)(L_n - AL_n)(W_n - \Delta W_n)
\]

\[
\theta_0 = -\frac{VT_n \cdot KP_n}{2}
\]

\[
\theta_1 = \frac{\sqrt{VTn}}{\sqrt{KPn}}
\]

\[
\theta_2 = -\theta_0 \cdot \sqrt{KPn} / 2
\]

Using the above "a" coefficients, the n-FET parameters are:

\[
VT_n = -\frac{a_0}{a_1}
\]

\[
KP_n = a_1^2
\]

\[
\theta L_n = -\frac{3\theta_2}{a_1}
\]

The above equations are plotted as curves #4, #5, and #6 in Fig. 5.

The equations for the p-FETs are:

\[
\sqrt{I_p} = b_0 + b_1 \cdot VT_i + b_2 \cdot \frac{(VDD - VT_i - VT_p)^2}{(L_p - DL_p)}
\]

where

\[
l_p = 2 \cdot I_D(p)(L_p - DL_p)(W_p - \Delta W_p)
\]

\[
b_0 = \frac{VT_i \cdot KP_p}{2}
\]

\[
b_1 = -\frac{\sqrt{VT_i}}{\sqrt{KP_p}}
\]

\[
b_2 = -\theta L_p \cdot \sqrt{KP_p} / 2
\]
"Using the above "b" coefficients, the p-FET parameters are:

\[ V_T = VDD + a_0/a_1 \]  
(22)

\[ K_P = a_2^2 \]  
(23)

\[ D_L = 2a_2/a_1 \]  
(24)

The p-FET curves are plotted as curves #1, #2, and #3 in Fig. 5.

The solution for the FET parameters, VT, KP, and DL were obtained by using a least squares fitting procedure to determine the "a" and "b" coefficients of the linear equations, Eqs. 9 and 17. The least squares procedure was embedded inside a simplex solver. The Solver changed DL, DW, and VT in order to optimize the least squares coefficient of determination with the constraint that the estimated VT value equals the least squares VT value within a precision of 0.01.

The fit of the data to the cardinal points is shown by the curves given in Fig. 5. The fit is reasonable considering the simplicity of the FET model given in Eqs. 9 and 17. By design, the curves converge to a single value of VT and VT. The matrix contained additional FET geometries and so these were included in the analysis as "bonus" points which help stabilize the extraction of VT. As will be shown, VT has considerable variability because the data points are far from the VT extraction point.

The test results for the data plotted in Fig. 5 is listed in Table 2. The listing indicates that 5 p-FET and 5 n-FET parameters have been extracted from the data. The RRELAX extracted results are compared to results published by MOSIS. The RRELAX results are surprisingly close to the MOSIS results. The discrepancies can be explained by differences in extraction procedures and wafer-to-wafer parameter variations. The MOSIS parameter extraction occurs in the FET linear region; whereas, RRELAX parameter extraction occurs in the FET saturation region.

CIRCUIT DESCRIPTION

The inverter matrix, shown in Fig. 6, consists of an 8-by-8 array of test inverters fabricated in a 1.2-um n-well CMOS process. The chip has enables, El and E2', that allow two or more chips to be bussed together; power, VDD (5V) and ground, GND for decoder logic; row address, RO - R2 and column address CO - C2 for selecting the test inverter; test inverter power, HI, ground, LO, input, IN, and output, OUT; and logic input, TIE, that tristates IN and connects OUT to the addressed test inverter input. The 64 test inverters are arranged in 4 identical quadrants. The quadrants contain 16 test inverters having unique n- and p-FET geometries listed in Table 1. When the chip is deselected El and/or E2' inactive), the inverter inputs are biased low (0 V) in QUAD#1 and QUAD#3 and high (5 V) in QUAD#2 and QUAD#4.

The inverter matrix circuit diagram in Fig. 6 shows one test inverter (MN1 and MP1) and supporting select transistors. The dashed lines indicate connections to the remaining seven rows and seven columns of the matrix. Row and column decoders are used to select one of the 64 test inverters for measurement. These decoders are deselected (no selected outputs) when one or both chip enables are inactive, putting all test inverters in a known biased condition. Two of the quadrants have the test inverter inputs q connected to D as shown in Fig. 6 while the other two quadrants have inputs q connected to U.

Fig. 7 is an equivalent circuit of an enabled inverter matrix and the support electronics used to obtain measurements. The RRELAX inverter matrix measurements use a 12-bit Analog-to-Digital Converter (ADC). The inverter output voltage is measured when the output switch is in the V position and the current through the inverter (IDD) is measured when the output switch is in the I position. OP-amps OP1 and OP2 function as a current-to-voltage converter which holds the LO point at a virtual ground. All current measurements are corrected by a baseline leakage measurement made on the matrix when it is deselected. When the matrix is deselected, the matrix baseline leakage current is the sum of leakage currents through 32 off n-FETs and 32 off p-FETs.

When TIE is low the Digital-to-Analog (DAC) drives the inverter input and allows the measurement of inverter transfer characteristics. The data analyzed in this paper was all obtained with TIE high, where the internal feedback connection is made, bring the circuit to the inverter threshold condition.

DISCUSSION

Representative ground test results from the inverter matrix, shown in Figs. 8 to 10, were obtained from the Clementine spacecraft. Test results, shown in Figs. 11 to 13, were obtained from the Inter-Stage Adapter (ISA). The first results, shown in these figures, were obtained at JPL (Pasadena, CA) using an hp 4062 parametric tester to measure inverter matrix packages. Subsequent results were obtained from the inverter matrices mounted in the RRELAX. The second results were also obtained at JPL where the RRELAX was in a noise free environment. The third and fourth results were obtained with one RRELAX unit integrated into the Clementine spacecraft and the other RRELAX unit integrated into the Inter-Stage Adapter. The third result came from NRL (Naval Research Laboratory, Washington DC); and the fourth
result came from VAB Vandenberg Air Force Base, Lompoc, CA).

The symbols used in Figs 8 to 13 are explained in Table 4. The symbols indicate (a) the bias on the inverter gates during irradiation and (b) the amount of shielding. Thus test results are expected to diverge into four trends once the devices receive sufficient radiation.

The results shown in Fig. 8 to 13 indicate that the laboratory results have least variability. On occasion results from RRELAX can be noisy. The source of the noise is under investigation.

The measurement has the interesting attribute that it requires only a single input voltage namely VDD and the output is an easily measured voltage that ranges between the VTn and VDD - VTp. This makes the measurement extremely simple and robust. These are the kind of attributes needed in the noisy environment of a spacecraft.

CONCLUSION

The inverter matrix developed for the RRELAX meets the design goal of providing FET parameters from a lean data set. The quality of the data could be improved by designing the inverter matrix FETS with geometries closer to the VT extraction points. This is important because it would reduce the uncertainties in the data extraction process and provide parameters with less variations.

The noise encountered in the RRELAX is due to the spacecraft operating environment. The noise enters through the power supplied to the RRELAX. Also the RRELAX experimental devices are lightly shielded to allow maximum exposure to radiation. This allows RF from spacecraft operations to be picked up by the RRELAX electronics. Hopefully, these noise sources will be small enough so that radiation effects will be clearly observed in the data.

ACKNOWLEDGMENTS

The research described in this paper was performed by the Center for Space Microelectronics Technology, Jet Propulsion Laboratory, California Institute of Technology, and was sponsored by the Ballistic Missile Defense Organization/Innovative Science and Technology Office. The authors are indebted to T. Sorensen, JPL, for task management; to K. Hicks, JPL, for his role as cognizant engineer; to J. Pepoon, JPL for parts procurement; and to P. Rustan and H. Garrett, BMD/IST, for their encouragement and support of this effort. The devices used in this study were fabricated through MOSIS, Information Sciences Institute, University of Southern California. FILE: ICMT4324.DOC

REFERENCES:


Table 1. Inverter matrix inverter geometries

<table>
<thead>
<tr>
<th>DIMENSIONS ($\mu$m)</th>
<th>Wp</th>
<th>Lp</th>
<th>Wn</th>
<th>Ln</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.2 1.2</td>
<td>9.6 1.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28.8 1.2</td>
<td>2.4 2.4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28.8 1.2</td>
<td>2.4 1.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.2 2.4</td>
<td>2.4 1.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.2 2.4</td>
<td>9.6 1.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.2 1.2</td>
<td>2.4 2.4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4 2.4</td>
<td>12.0 1.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14.4 1.2</td>
<td>2.4 -2.4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12.0 1.2</td>
<td>2.4 2.4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.2 2.4</td>
<td>2.4 2.4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4 3.3</td>
<td>2.4 1.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.8 2.4</td>
<td>2.4 1.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.2 2.4</td>
<td>19.2 2.4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.4 2.4</td>
<td>14.4 1.2</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 2. Inverter matrix test results (C2071vabl) or the data shown in Fig. 5 and from MOSIS.

<table>
<thead>
<tr>
<th>PARAM UNITS</th>
<th>n-FET</th>
<th>p-FET</th>
<th>n-FET</th>
<th>p-FET</th>
</tr>
</thead>
<tbody>
<tr>
<td>DL $\mu$m</td>
<td>0.470</td>
<td>0.686</td>
<td>0.227</td>
<td>0.116</td>
</tr>
<tr>
<td>DW $\mu$m</td>
<td>0.616</td>
<td>0.768</td>
<td>0.524</td>
<td>0.620</td>
</tr>
<tr>
<td>VT $V$</td>
<td>0.690</td>
<td>0.952</td>
<td>0.728</td>
<td>0.903</td>
</tr>
<tr>
<td>OL $\mu$m/ L</td>
<td>0.136</td>
<td>0.118</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>KP $\mu A/V^2$</td>
<td>65.324</td>
<td>20.160</td>
<td>86.400</td>
<td>26.600</td>
</tr>
<tr>
<td>CC ---</td>
<td>0.998</td>
<td>0.995</td>
<td>---</td>
<td>---</td>
</tr>
</tbody>
</table>
Table 3. FET Dimensions for the curves shown in Fig. 5.

<table>
<thead>
<tr>
<th>CURVE</th>
<th>W(μm)</th>
<th>L(μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>#1</td>
<td>7.2</td>
<td>2.4</td>
</tr>
<tr>
<td>#2</td>
<td>7.2</td>
<td>1.2</td>
</tr>
<tr>
<td>#3</td>
<td>28.8</td>
<td>1.2</td>
</tr>
<tr>
<td>#4</td>
<td>2.4</td>
<td>2.4</td>
</tr>
<tr>
<td>#5</td>
<td>2.4</td>
<td>1.2</td>
</tr>
<tr>
<td>#6</td>
<td>9.6</td>
<td>1.2</td>
</tr>
</tbody>
</table>

Table 4. Symbols for Figs. 8 to 13.

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>SHELD</th>
<th>GATE-HI &amp; GATE-LOW-BIAS</th>
<th>GATE-HI &amp; GATE-LOW-BIAS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z07-INV12</td>
<td>37</td>
<td>SQUARE</td>
<td>PLUS (+)</td>
</tr>
<tr>
<td>Z08-INV11</td>
<td>7</td>
<td>DIAMOND</td>
<td>CROSS (x)</td>
</tr>
</tbody>
</table>

Figure 3. Spatial dependence of the inverter threshold voltage.

Figure 4. Inverter matrix transfer curves for one of the four quadrants.

Figure 5. Inverter matrix data analysis showing the nine cardinal points (squares) and six bonus points (triangles). (Z071vabl)

Figure 6. Inverter matrix circuit diagram showing one test inverter (MN1 and MP1) and signal steering transistors.

Figure 7. Test inverter measurement circuitry.
Figure 8. Clementine VT with VT below and VT above.

Figure 11. ISA VT with VT below and VT above.

Figure 9. Clementine KP with KP above and KP below.

Figure 12. ISA KP with KP above and KP below.

Figure 10. Clementine TL = 0L with TL above and TLp = 0L below.

Figure 13. ISA TL = 0L with TL = 0L above and TLp = 0L below.