Low Power Camera-on-a-Chip
Using CMOS Active Pixel Sensor Technology

Eric R. Fossum

Center for Space Microelectronics Technology, Jet Propulsion Laboratory
California Institute of Technology, 4800 Oak Grove Drive, Pasadena, CA 91109
(818) 354-3128 fax (818) 393-0045 email: eric.fossum@jpl.nasa.gov

Abstract

A second generation image sensor technology has been developed at the NASA Jet Propulsion Laboratory as a result of the continuing need to miniaturize space science imaging instruments. Implemented using standard CMOS, the active pixel sensor (APS) technology permits the integration of the detector array with on-chip timing, control and signal chain electronics, including analog-to-digital conversion. This paper describes the technology for implementing a low power camera-on-a-chip.

Introduction

Imaging system technology has broad applications in commercial, consumer, industrial, medical, defense and scientific markets. The development of the solid-state charge-coupled device (CCD) in the early 1970’s led to relatively low cost, low power, and compact imaging systems compared to vidicons and other tube technology. The CCD uses repeated lateral transfer of charge in a MOS electrode-based analog shift register to enable readout of photogenerated signal electrons. High charge transfer efficiency (signal fidelity) is achieved using a highly specialized fabrication process that is not generally CMOS compatible. Separate support electronics are needed to provide timing, clocking and signal chain functions. CCD based camcorder imaging systems typically operate for an hour on an 1800mA-hr 6V NiCad rechargeable battery, corresponding to 10.8 W of power consumption. Of this, approximately 8 W is dissipated in the imaging system and the rest is used by the tape recording system, display, and autofocus servos. Space-based imaging systems, operating at lower pixel rates, but with a lower degree of integration, typically dissipate 20 W or more.

CCDs, which are mostly capacitive devices, dissipate little power. On-chip dissipation arises mostly from the source-follower amplifier. Biased at a drain voltage of perhaps 24 V, the buried channel source-follower dissipates approximately 10-20 mW. The major power dissipation in a CCD system is in the support electronics. The CCD, as a chip-sized MOS capacitor, has a large C and requires large clock swings, AV, of the order of 5-15 V to achieve high charge transfer efficiency. Thus, the CAV^2 clock drive electronics dissipation is large, in addition, the need for various CCD clocking voltages (e.g. 7 or more different voltage levels) leads to numerous power supplies with attendant inefficiencies in conversion. Signal chain electronics that perform correlated double sampling (CDS) for noise reduction and amplification, and especially analog to digital converters (ADC), also dissipate significant power.

CMOS Active Pixel Sensors

Operation

In an active pixel sensor, both the photodetector and readout amplifier are integrated within the pixel [1]. The voltage or current output from the cell is read out over X-Y wires instead of using a shift register. JPL has developed a CMOS active pixel sensor using standard CMOS technology that has achieved nearly the same performance as a CCD image sensor [2]. The use of CMOS permits ready integration of on-chip timing and control electronics, as well as signal chain electronics. Analog to digital conversion can also be integrated on the chip. Such a highly integrated imaging system is referred to as a camera-on-a-chip, and represents a second generation solid state imaging sensor technology.

A block diagram of a CMOS active pixel circuit is shown below in Fig. 1. Incident photons pass through the photogate (PG) and generated electrons are integrated and stored under PG. For readout, a row is selected by enabling the row select transistor (KS). The floating diffusion output node (FD) is reset by pulsing transistor RST. The resultant voltage on FD is read out from the pixel onto the column bus using the in-pixel source follower. The voltage on the column bus is sampled onto a holding capacitor by pulsing transistor SHR. The signal charge is now transferred to FD by pulsing PG low. The

This work was sponsored by the National Aeronautics and Space Administration (NASA) Office of Space Access and Technology and the Advanced Research Projects Agency (ARPA) Electronic Systems Technology Office.
voltage on FD drops in proportion to the number of photoelectrons and the capacitance of FD. The new voltage on the column bus is sampled onto a second capacitor by pulsing S11S. All pixels in a selected row are processed simultaneously and sampled onto capacitors at the bottom of their respective columns. The column-parallel sampling process typically takes 1-10 psec, and occurs in the so-called horizontal blanking interval.

![Diagram of CMOS APS pixel and column circuits](image)

Fig. 1. CMOS APS pixel circuit (upper) and column circuit (lower). Load transistors not shown.

For readout, each column is successively selected by turning on column selection p-channel transistors CS. The p-channel source-followers in the column drive the signal (SIG) and horizontal reset (RST) bus lines. These lines are loaded by p-channel load transistors, not shown in Fig. 1. The lines can either be sent directly to a pad for off-chip drive, or can be buffered.

![Diagram of CMOS APS pixel](image)

Fig. 2. CMOS APS pixels

### Noise
Noise in the sensor is suppressed by the correlated double sampling (CDS) of the pixel output just after reset, before and after signal charge transfer to FD. The CDS suppresses kTC noise from pixel reset, suppresses 1/f noise from the in-pixel source follower, and suppresses fixed pattern noise (FPN) originating from pixel-to-pixel variation in source follower threshold voltage. kTC noise is reintroduced by sampling the signal onto the 1-4 pF capacitors at the bottom of the column. Typical output noise measured in CMOS APS arrays is of the order of 140-170 μV/√Hz, corresponding to noise of the order of 13-25 electrons r.m.s. This is similar to noise obtained in most commercial CCDs, though scientific CCDs have been reported with read noise in the 3-5 electrons r.m.s.

### Power
Typical biasing for each column’s source-follower is 10 μA permitting charging of the sampling capacitors in the allotted time. The source-followers can then be turned off by cutting the voltage on each load transistor (not shown in Fig. 1). The horizontal blanking interval is typically less than 10% of the line scan readout time, so that the sampling average power dissipation $P_s$ corresponds to:

$$P_s = n l V d$$  \hspace{1cm} (1)

where $n$ is number of columns, $l$ is the load transistor bias, $V$ is the supply voltage, and $d$ is the duty cycle. Using $n=512$, $l=10 \mu A$, $V=5V$ and $d=10\%$, a value for $P_s$ of 2.5 mW is obtained.

To drive the horizontal bus lines at the video scan rate, a load current of 1 mA or more is needed. The power dissipated is typically 5 mW.

### Quantum Efficiency
Quantum efficiency measured in CMOS APS arrays is similar to that for interline CCDs, and a typical curve is shown in Fig. 3. One interesting observation is that the quantum efficiency reflects significant responsivity in the ‘(dead’ part of the pixel containing the readout circuitry, as measured by intra pixel laser spot scanning [3]. This is because while the transistor gate and channel absorb photons with short absorption lengths (i.e. blue/green), longer wavelength photons penetrate through these regions and the subsequently generated carriers diffuse laterally to be collected by the photogate. Thus despite a fill factor of 25%-30%, the CMOS APS achieves quantum efficiencies that peak between 30%-35% in the red and near infrared. Micro-lenses can be added to improve quantum efficiency.)
Integration of on-chip timing and control circuits has been demonstrated in both 128x128 and 256x256 arrays [4]. A block diagram of the chip architecture is shown in Fig. 4. The analog outputs are VS_OUT (signal) and VR_OUT (reset), and the digital outputs are FRAME and READ. The inputs to the chip are asynchronous digital signals.

The chip can be commanded to read out any area of interest within the array. The decoder counters can be preset to start and stop at any value that has been loaded into the chip via the 8-bit data bus. An alternate loading command is provided using the DEFAULT input line. Activation of this line forces all counters to a readout window of 128x128.

A programmable integration time is set by adjusting the delay between the end of one frame and the beginning of the next. This parameter is set by loading a 32-bit latch via the input data bus. A 32-bit counter operates from one-fourth the clock input frequency and is preset each frame from the latch and so can provide very large integration delays. The input clock can be any frequency up to about 10 MHz. The pixel readout rate is tied to one-fourth the clock rate. Thus, frame rate is determined by the clock frequency, the window settings, and the delay integration time. A 30Hz frame rate can be achieved without difficulty.

The column signal conditioning circuitry contains a double-delta sampling [4] FPN suppression stage that reduces FPN to below 0.2% sat with a random distribution. Power dissipation in the timing and control digital circuitry is minimal, and scales with clock rate. A photograph of a chip is shown in Fig. 5 and sample output in Fig. 6.
On-Chip Analog-to-Digital Converter (ADC)

On-chip ADC is desirable for several reasons. First, the chip becomes “digital” from a system designer’s perspective, easing system design and packaging. Second, digital I/O improves immunity from system noise pickup. Third, component count is reduced. Fourth, while not immediately apparent, lower system power can be achieved, and possibly lower chip power dissipation as well[5].

JPL has developed a column-parallel approach to on-chip ADC, in which each (or nearly each) column in the array has its own tall, thin ADC. Single slope, algorithmic, and oversampled converters have been demonstrated in a column-parallel format. Shown below is a AT&T/JPL sensor with a column-parallel single slope ADC. Resolution of 8 bits at 30 Hz frame rate with 35 mW total power dissipation has been achieved [6]. Reduction in power and improved ADC performance is an active area of research at JPL.

![On-Chip Analog-to-Digital Converter](image)

**Fig. 7. AT&T/JPL, 176x144 AT'S with 176 8-bit ADCs in a column parallel architecture. Chip uses 35 mW at 30 Hz frame rate.**

Camera-On-A-Chip

To date, on-chip timing, control, APS array, and ADC have not yet been integrated to form the first true camera-on-a-chip, but such integration is expected to occur within the next year. JPL is presently developing a 1K x 1K array with a 10 μm pixel pitch and column parallel 10-bit single slope ADC. A 256x256 sensor with algorithmic ADC will be fabricated later this year that will essentially require 5 V power, master clock, and will output serial digital image data. This chip will be used to demonstrate a very small camera called the Digital Imaging Camera Experiment (DICE). The DICE camera is shown below in Fig. 8. Power dissipation in DICE is expected to be well under 50 mW for 30 Hz operation. A wireless version of the DICE camera is under development for ARPA.

Low power, inexpensive cameras based on the camera-on-a-chip technology will find many new consumer applications for electronic imaging, such as home security, automotive, toys, baby monitors, traffic surveillance, PC video conferencing, video phones, and many more.

![Camera-On-A-Chip](image)

**Fig. 7. Mockup of JPL Digital Imaging Camera Experiment (DICE), expected to be achieved in 1997 using camera-on-a-chip technology.**

Acknowledgments

The work reported in this paper represents the efforts of the JPL Advanced Imager Technology Group and associates, especially R. Nixon, S. Kemeny, B. Pain, Q. Kim, R. Gee and C. Staller. In addition, the author appreciates the collaboration of A. Dickinson, S. Eid, D. Inglis, and S. Mendis of AT&T Bell Laboratories, P. Wong of IBM Research, P. Lee and T. Lee of Kodak Research Laboratories, and J. Nakamura of Olympus America.

---

Low Power Camera-on-a-Chip
Using CMOS Active Pixel Sensor Technology

Eric R. Fossum

Center for Space Microelectronics Technology, Jet Propulsion Laboratory
California Institute of Technology, 4800 Oak Grove Drive, Pasadena, CA 91109
(818) 354-3128 fax (818) 393-0045 email:eric.fossum@jpl.nasa.gov

Abstract

A second generation imager sensor technology has been developed at the NASA Jet Propulsion Laboratory as a result of the continuing need to miniaturize space science imaging instruments. Implemented using standard CMOS, the active pixel sensor (APS) technology permits the integration of the detector array with on-chip timing, control and signal chain electronics, including analog-to-digital conversion. This paper describes the technology for implementing a low power camera-on-a-chip.

introduction

imaging system technology has broad applications in commercial, consumer, industrial, medical, defense and scientific markets. The development of the solid-state charge-coupled device (CCD) in the early 1970’s led to relatively low cost, low power, and compact imaging systems compared to vidicons and other tube technology. The CCD uses repeated lateral transfer of charge in a MOS electrode-based analog shift register to enable readout of photogenerated signal electrons. High charge transfer efficiency (signal fidelity) is achieved using a highly specialized fabrication process that is not generally CMOS compatible. Separate support electronics are needed to provide timing, clocking and signal chain functions. CCD based camcorder imaging systems typically operate for an hour on an 1800 mAh-6V NiCad rechargeable battery, corresponding to 10.8 W of power consumption. Of this, approximately 8 W is dissipated in the imaging system and the rest is used by thermal recording system, display, and autofocus servos. Space-based imaging systems, operating at lower pixel rates, but with a lower degree of integration, typically dissipate 20 W or more.

CCDs, which are mostly capacitive devices, dissipate little power. On-chip dissipation arises mostly from the source-follower amplifier. Biased at a drain voltage of perhaps 24 V, the buried channel source-follower dissipates approximately 10-20 mW. The major power dissipation in a CCD system is in the support electronics, The CCD, as a chip-sized MOS capacitor, has a large C and requires large clock swings, AV, of the order of 5-15 V to achieve high charge transfer efficiency. ~bus, the CAV2f clock drive electronics dissipation is large. In addition, the need for various CCD clocking voltages (e.g. 7 or more different voltage levels) leads to numerous power supplies with attendant inefficiencies in conversion. Signal chain electronics that perform correlated double sampling (CDS) for noise reduction and amplification, and especially analog to digital converters (ADC) also dissipate significant power.

CMOS Active Pixel Sensors

Operation

In an active pixel sensor, both the photodetector and readout amplifier are integrated within the pixel [1]. The voltage or current output from the cell is read out over the X-Y wires instead of using a shift register. JPL has developed a CMOS active pixel sensor using standard CMOS electronics that has achieved nearly the same performance as a CCD image sensor [2]. The use of CMOS permits ready integration of on-chip timing and control electronics, as well as signal chain electronics. Analog to digital conversion can also be integrated on chip. Such a highly integrated imaging system is referred to as a camera-on-a-chip, and represents a second generation solid state image sensor technology.

A block diagram of a CMOS active pixel circuit is shown below in Fig. 1. Incident photons pass through the photogate (PG) and generated electrons are integrated and stored under PG. For readout, a row is selected by enabling the row select transistor (RS). The floating diffusion output node (FD) is reset by pulsing transistor RST. The resultant voltage on FD is read out from the pixel onto the column bus using the in-pixel source follower. The voltage on the column bus is sampled onto a holding capacitor by pulsing transistor SHR. The signal charge is now transferred to FD by pulsing PG low. The
Voltage on FD drops in proportion to the number of photoelectrons and the capacitance of FD. The new voltage on the column bus is sampled onto a second capacitor by pulsing S11S. All pixels in a selected row are processed simultaneously and sampled onto capacitors at the bottom of their respective columns. The column-parallel sampling process typically takes 1-10 psec, and occurs in the so-called horizontal blanking interval.

For readout, each column is successively selected by turning on column selection p-channel transistors CS. The p-channel source-followers in the column drive the signal (SIG) and horizontal reset (RST) bus lines. These lines are loaded by p-channel load transistors, not shown in Fig. 1. These lines can either be sent directly to a pad for off-chip drive or can be buffered.

Noise
Noise in the sensor is suppressed by the correlated double sampling (CDS) of the pixel output just after reset, before and after signal charge transfer to FD. The CDS suppresses kTC noise from pixel reset, suppresses 1/f noise from the i-l pixel source follower, and suppresses fixed-pattern noise (FPN) originating from pixel-to-pixel variation in source follower threshold voltage. kTC noise is reintroduced by sampling the signal onto the 1-4 pF capacitors at the bottom of the column. Typical output noise measured in CMOS APS arrays is of the order of 140-170 μV rms. Output-referred conversion gain is typically 7-11 μV/ε., corresponding to noise of the order of 13-25 electrons rms. This is similar to noise obtained in most commercial CCDs, though scientific CCDs have been reported with read noise in the 3-5 electrons rms.

Power
Typical biasing for each column’s source-follower is 10 μA permitting charging of the sampling capacitors in the allotted time. The source-followers can then be turned off by cutting the voltage on each load transistor (not shown in Fig. 1). The horizontal blanking interval is typically less than 10°/0 of the line scan readout time, so that the sampling average power dissipation P_s corresponds to:

\[ P_s = n \times 1 \text{~V} \times d \]  (1)

where n is number of columns, I is the load transistor bias, v is the supply voltage, and d is the duty cycle. Using n=512, I=10 μA, v=5V and d=10%, a value for P_s of 2.5 mW is obtained.

To drive the horizontal bus lines at the video scan rate, a load current of 1mA or more is needed. The power dissipated is typically 5 mW.

Quantum Efficiency
Quantum efficiency measured in CMOS APS arrays is similar to that for interline CCDs, and a typical curve is shown in Fig. 3. One interesting observation is that the quantum efficiency reflects significant responsibility in the “dead” part of the pixel containing the readout circuitry, as measured by intra-pixel laser spot scanning [3]. This is because while the transistor gate and channel absorb photons with short absorption lengths (i.e. blue/green), longer wavelength photons penetrate through these regions and the subsequently generated carriers diffuse laterally to be collected by the photogate. Thus despite a fill factor of 25%-30%, the CMOS APS achieves quantum efficiencies that peak between 30%-35% in the red and near infrared. Microlenses can be added to improve quantum efficiency.
Integration of on-chip timing and control circuits has been demonstrated in both 128x128 and 256x256 arrays. A block diagram of the chip architecture is shown in Fig. 4. The analog outputs are V\text{S}_\text{OUT} (signal) and V\text{R}_\text{OUT} (reset), and the digital outputs are FRAME and READ. The inputs to the chip are asynchronous digital signals.

The chip can be commanded to read out any area of interest within the array. The decoder counters can be preset to start and stop at any value that has been loaded into the chip via the 8-bit data bus. An alternate loading command is provided using the DEFAULT input line. Activation of this line forces all counters to a readout window of 128x128.

A programmable integration time is set by adjusting the delay between the end of one frame and the beginning of the next. This parameter is set by loading a 32-bit latch via the input data bus. A 32-bit counter operates from one-fourth the clock input frequency and is preset each frame from the latch and so can provide very large integration delays. The input clock can be any frequency up to about 10 MHz. The pixel readout rate is tied to one-fourth the clock rate. Thus, frame rate is determined by the clock frequency, the window settings, and the delay integration time. A 30 Hz frame rate can be achieved without difficulty.

The column signal conditioning circuitry contains a double-delta sampling FPN suppression stage that reduces FPN to below 0.2% sat with a random distribution. Power dissipation in the timing and control digital circuitry is minimal, and scales with clock rate. A photograph of a chip is shown in Fig. 5 and sample output in Fig. 6.
On-Chip Analog-to-Digital Converter (ADC)

On-chip ADC is desirable for several reasons. First, the chip becomes "digital" from a system designer's perspective, easing system design and packaging. Second, digital I/O improves immunity from system noise pickup. Third, component count is reduced. Fourth, while not immediately apparent, lower system power can be achieved, and possibly lower chip power dissipation as well[5].

JPL has developed a column-parallel approach to on-chip ADC, in which each (or nearly each) column in the array has its own tall, thin ADC. Single slope, algorithmic, and oversampled converters have been demonstrated in a column-parallel format. Shown below is a AT&T/JPL sensor with a column-parallel single slope ADC. Resolution of 8 bits at 301 Hz frame rate with 35 mW total power dissipation has been achieved [6]. Reduction in power and improved ADC performance is an active area of research at JPL.

Camera-On-A-Chip

To date, on-chip timing, control, AI'S array, and ADC have not yet been integrated to form the first true camera-on-a-chip, but such integration is expected to occur within the next year. JPL is presently developing a 1 Kx1 K array with a 10 µm pixel pitch and column parallel 10-bit single slope ADC. A 256x256 sensor with algorithmic ADC will be fabricated later this year that will essentially require 5 V power, master clock, and will output serial digital image data. This chip will be used to demonstrate a very small camera called the Digital Imaging Camera Experiment (DICE). The DICE camera is shown below in Fig. 8. Power dissipation in DICE is expected to be well under 50 mW for 30 Hz operation. A wireless version of the DICE camera is under development for ARPA.

Low power, inexpensive cameras based on the camera-on-a-chip technology will find many new applications for electronic imaging, such as home security, automotive, toys, baby monitors, traffic surveillance, PC video conferencing, video phones, and many more.

Fig. 7. Mock up of JPL Digital Imaging Camera Experiment (DICE) expected to be achieved in 1997 using camera-on-a-chip technology.

Acknowledgments

The work reported in this paper represents the efforts of the JPL Advanced Imager Technology Group and associates, especially R. Nixon, S. Kemeny, B. Pain, Q. Kim, R. Gee and C. Staller. In addition, the author appreciates the collaboration of A. Dickinson, S. Eid, D. Ingis, and S. Mendis of AT&T Bell Laboratories, P. Wong of IBM Research, P. Lee and T. Lee of Kodak Research Laboratories, and J. Nakamura of Olympus America.