CMOS Active Pixel Sensor Array with Programmable Multiresolution Readout

Sabrina Kemeny, Bedabrata Pain, Roger Panicacci, Larry Matthies, and Eric Fossum
Jet Propulsion Laboratory/California Institute of Technology, Pasadena CA 91109 USA

For a variety of image processing tasks, such as biological vision modeling, stereo range finding, pattern recognition, and progressive transmission of compressed images, it is desirable to have image data available at varying resolutions to increase processing speed and efficiency. The user can then obtain a frame of data at the lowest resolution necessary for the task at hand and eliminate unnecessary processing steps. Multiresolution image data is usually generated through an image pyramid approach implemented in software. Typically each image level in the pyramid is a low-pass filtered anti-downsampled version of the prior level, although block averaging and down sampling can also be used to generate the pyramid. Construction of the multiresolution pyramid is often the most computationally intensive and time-consuming portion of the image processing task (e.g., hundreds of milliseconds for a 512 x 512 image).

In this work, a novel CMOS active pixel sensor (APS) array that can be read out at any user-defined resolution is described. Rather than build up and store an entire image pyramid and then choose the correct resolution, the image itself is read out at the desired resolution utilizing block averaging. At each resolution, less than that of the highest (readout of every pixel), a local average of the pixels is used to create the lower resolution “pixel” value. By combining the programmable windowing capability of AT'S arrays with multiresolution readout, tremendous savings in processing time can be realized. For example, a low-resolution image (say 64 x 64 out of 512 x 512) can be read out and quickly processed to determine areas of interest. The subsequent frame can then be read out at a much higher resolution in the specific window which contains the area of interest.

The architecture for the multiresolution sensor consists of an 128 x 128 array of active pixels that are randomly accessed by row and column decoders. The multiresolution readout circuit, located at the bottom of the columns, consists of 3 banks of capacitors interconnected through a set of programmable switches and 3 shift registers which are used to store the digital patterns applied to the switching network. Operation consists of column averaging followed by row averaging. Pixel signals are sampled onto the first set of capacitors, which are then appropriately interconnected such that charge redistributes to perform signal averaging of n adjacent pixels, where n is the horizontal size (number of columns) of the block average (kernel). The kernel row averages are then sampled onto the first capacitor in each n-capacitor block of a row averaging bank of capacitors. The process is repeated for each row in the kernel and then the row averages are themselves averaged together through charge redistribution, resulting in the final block average. In order to perform correlated double sampling, two banks of capacitors are used for row averaging: one averages and stores the kernel reset levels while the other averages and stores the kernel signal levels.

The 128 x 128 multiresolution APS IC was implemented in a single poly, double metal, 1.2 μm process. The pixel utilizes a photogate structure, measures 19.2 x 19.2 μm², and has a 30% fill factor. Correlated double sampling to suppress pixel KTC noise, 1/f noise, and fixed-pattern noise due to threshold voltage variations has been implemented on-chip. The array is designed to be read out at a video frame rate and is expected to have a dynamic range of 75 dB.
Multiresolution Image F'recessing

Problem: Computationally Intensive/ Software Implementation Slow

e.g. Decomposition of 512 x 512 image into 5 levels on a Spare 10 typically requires several seconds

Multiresolution Readout Sensor:
Pyramid Readout

Read Out Array at Desired Resolution
Multiresolution Readout Sensor: Window Readout

Applications
- Autonomous Navigation
- Pattern Recognition
- Target Tracking
- Progressive Transmission of Compressed Images
- Biological Vision Modeling

Conceptual Column Parallel Approach

ParaHe block averaging of kernels followed by serial readout
Passive Capacitor Implementation
Block Diagram

Capacitor Banks
### Specifications and Projected Performance

<table>
<thead>
<tr>
<th>Description</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Array Size:</td>
<td>128x128</td>
</tr>
<tr>
<td>Pixel size:</td>
<td>19.2 μm</td>
</tr>
<tr>
<td>Process:</td>
<td>1.2 μm CMOS</td>
</tr>
<tr>
<td>Fill factor:</td>
<td>30 %</td>
</tr>
<tr>
<td>Programmable Window Size:</td>
<td>( n ) rows x ( m ) columns ( n,m \in {1,\ldots,256}, m &gt; n )</td>
</tr>
<tr>
<td>Frame Rate:</td>
<td>30 Hz (( T = 33.3)ms)</td>
</tr>
<tr>
<td>Full resolution</td>
<td>( {T/n + n(\text{small overhead})}^{1} )</td>
</tr>
<tr>
<td>Lower resolution</td>
<td>( {33.3\text{ms}/4 + 4(8\text{bits})}^{2} = 119.7 \text{Hz} )</td>
</tr>
<tr>
<td>Dynamic Range:</td>
<td>75 dB</td>
</tr>
</tbody>
</table>