

256x256 CMOS ACTIVE PIXEL SENSOR
CAMERA-ON-A-CHIP

R.H. Nixon, S.E. Kemeny, B. Pain, C.O. Staller and E.R. Fossum

Center for Space Microelectronics Technology
Jet Propulsion Laboratory - California Institute of Technology
4800 Oak Grove Drive, Pasadena, CA 91109

Phone: 8183544'268

Fax: 8183930045

Email: robert.h.nixon@jpl.nasa.gov

ABSTRACT

A CMOS imaging sensor is described that uses active pixel sensor (APS) technology which permits the integration of the detector array with on-chip timing, control and signal chain electronics. This sensor technology has been used to implement a CMOS APS camera-on-a-chip. The camera-on-a-chip features a 256x256 APS sensor integrated on a CMOS chip with the timing and control circuits, and signal-conditioning to enable random-access, low power (~5mW) operation, and low read noise (13 e⁻ r.m.s.). The chip features simple power supplies, fast readout rates, and a digital interface for commanding the sensor, as well as for programming the window-of-interest readout and exposure time-s. Excellent imaging has been demonstrated with the APS camera-on-a-chip, and the measured performance indicates that this technology will be competitive with CCD's in many applications.

1. INTRODUCTION

The implementation of the active pixel sensor (APS) camera-on-a chip has great importance for producing imaging systems that can be manufactured with low cost, low power, and with excellent imaging quality. Camera-on-a-chip technology will enhance, or enable, many applications including robotics and machine vision, guidance and navigation, automotive applications, and consumer electronics. Future applications will also include scientific sensors such as those suitable for highly integrated imaging systems used in NASA deep space and planetary spacecraft. The desirable features for all these applications is the integration of support circuitry on the same chip as the focal plane sensor. This is something that is not easily achieved with current CCL technology, but is now possible through the use of standard CMOS processes [1]. The high degree of electronics integration on the focal plane will enable the simplification and miniaturization of instrument systems, thereby leading to overall lower power and cost. A 12.8x128 photodiode APS version of this chip was developed as a precursor to the work reported here [2].

Charge-coupled devices (CCDs) are currently the competing incumbent technology for image sensors. However, the CCD technology does not easily lend itself to large scale signal processing. Only limited signal processing operations have been demonstrated with charge domain circuits [3, 4]. Further, CCD's cannot be easily integrated with CMOS without additional fabrication complexity. CCD's are higher capacitance devices resulting in drive electronics that dissipate large power levels for large area arrays. In addition, CCD's require many different voltage levels to ensure high charge transfer efficiency. These limitations can be overcome by the APS [5].

The APS camera-on-a-chip features pixels that allow intra-pixel charge transfer for correlated double sampling (CDS) [6], and an on-chip double-delta sampling (DDS) for fixed pattern noise (FPN) suppression. These features allow the CMOS APS to achieve low noise performance comparable to a CCD.

The following sections of the paper will first review the basic characteristics of the CMOS APS, followed by a discussion of the design and operation of the chip. In the design section, the timing and control for reading out the array will be presented. Finally, the experimental results based on fabrication and testing will be presented.

2. BASIC CMOS ACTIVE PIXEL SENSOR OPERATION

In an APS, both the photo detector and readout amplifier are integrated within the pixel. The voltage or current output from the cell is read out directly through selection transistors rather than using the shift charge technique associated with the CCD. A block diagram of a CMOS active pixel circuit is shown in Figure 1. Incident photons pass through the photogate (PG) and the generated electrons are integrated and stored under PG. The reset and signal levels are read out to separate channels utilizing correlated sampling to reduce kTC noise, 1/f noise and fixed pattern noise from the pixel. Because the CMOS APS pixel utilizes a basic CCD structure in the pixel for charge collection, the performance advantages of the CCD can be preserved.

The operation of the APS sensor has been reported elsewhere [6]. Figure 1 is a schematic of the CMOS AI'S pixel circuit. The sensor is read out in parallel, one row at a time. The signal from the pixel is the difference between the potential on the floating, diffusion node (FD) before and after the photo-charges are transferred on it. These two potentials are stored at the bottom of the column capacitors (Ch), by sequentially using the sample-and-hold switches SHS and SHR. The voltages on the capacitors are differentially read out to produce a voltage proportional to the photo-charge. The column capacitors are respectively connected to p-channel source-followers that drive the signal (SIG) and horizontal reset (RST) bus lines. Once the signals from each row are stored on the capacitors, each column is read out successively by turning on column selection p-channel transistors. The column-parallel sampling process typically takes 1-2 μ sec, and occurs in the so-called horizontal blanking interval. Lateral anti-blooming is controlled through proper biasing of the reset transistor.

Noise in the sensor is suppressed by the correlated double sampling (CDS) of the pixel output just after reset, before and after signal charge transfer to FD. The CDS suppresses kTC noise from pixel reset, suppresses 1/f noise from the in-pixel source follower, and suppresses fixed pattern noise (FPN) originating from pixel-to-pixel variation in source follower threshold voltage. The noise in a CMOS APS is dominated by the white noise from the pixel source follower and the reset noise on the sample and hold capacitors at the bottom of the column. It can be shown that the pixel noise and the sample and hold reset noise can be approximated by:

$$\langle v_n^2 \rangle = 2kT \left(\frac{A_{sf}^2}{C_h + C_{col}} + \frac{1}{C_h} \right) \quad (1)$$

where v_n is the voltage noise, A_{sf} is the gain of the pixel source follower, C_h and C_{col} are the sample and hold capacitor and the column capacitance respectively. The factor of 2 represents the effect of double sampling. The noise expression shown above indicates that the AI'S noise is governed by value of the sample and hold capacitance. Typically, this value is between 1-4 pF, and represents a trade-off between noise, speed and layout. Additional noise includes that in the broad-band column driver circuit. Typical output noise in CMOS APS arrays is of the order of 140-170 μ V r.m.s. Output-referred conversion gain is typically 7-11 μ V/e-, corresponding to noise of the order of 13-25 electrons r.m.s.

Quantum efficiency measured in CMOS APS arrays is similar to that for interline CCDs. The power dissipation of an APS array can be very low depending on the desired readout rate. The power associated with readout is primarily determined by the common pixel biasing load on each column and the analog line drivers. The required bias current for a given frame rate (F_r) is determined mainly by the slew requirements on the source-followers. If C_{col} is the capacitance at the bottom of the column, and C_{load} is the capacitance of the line driver, then the average analog power dissipation from the pixel source-follower and the line driver is given by:

$$P = 2 C_{col} F_r M \Delta V_{col} V_{dd} + 4 \alpha C_{load} F_r M \Delta V_{out} V_{dd} \quad (2)$$

where F_r is the frame-rate, M is the total number of pixels readout, V_{dd} is the power supply voltage, ΔV_{col} is the maximum voltage change at the bottom of the column, and ΔV_{out} is the maximum voltage change at the output of the circuit. and a is a parameter that indicates number of operations per pixel. Typically, the value of a is between 2 and 4, depending upon the extent of signal conditioning used. The first term in the equation shown above is the average power dissipated in the pixel source followers. and the second term is the power dissipated in the subsequent line drivers and buffers. For $M=256^2$, $C_{col} = 2$ pF, $C_{load} = 20$ pF, $V_{dd} = 5V$, $\Delta V_{out} = IV$, and $F_r = 30$ Hz, average power dissipation is calculated to be only 2 mW. The power dissipated in the digital timing and control circuits is less than 1 mW, indicating that the integration of the timing and control on chip can be performed at a minimal focal-plane power penalty. Most importantly, by integrating the timing and control on chip, the overall system power is vastly reduced by an order of magnitude compared to conventional mode of running a sensor.

3. CHIP DESIGN AND OPERATION

GENERAL

A block diagram of the chip architecture is shown in figure 2. The chip inputs that are required are a single +5 V power supply, a start command, and a parallel data load command for defining integration time and windowing parameters. The inputs are asynchronous digital signals; the outputs are differential analog and digital sync. The digital circuits employ common logic elements to control row and address decoders, delay counters and readout timing.

The chip is programmed to operate with a default window size of 256x256. However, the chip can be commanded to read out any area of interest within the 256x256 array. This is done by digital commands that preset the decoder counters to start and stop at any value, and are loaded into the chip via the 8-bit data bus. A programmable integration time is set by adjusting the delay between the end of one frame and the beginning of the next. This parameter is set by loading a 32-bit register via the input data bus. A 32-bit counter operates from one-fourth the clock input frequency and is preset each frame from the register and so can provide very large integration delays. The input clock can be any frequency up to about 10 MHz. The pixel readout rate is tied to one-fourth the clock rate. Thus, frame rate is determined by the clock frequency, the window settings, and the delay integration time.

READOUT

The CMOS APS, along with readout circuits, is shown schematically in figure 3. The pixel unit cell consists of a photogate (PG), a source-follower input transistor, a row-selection transistor, and a reset transistor. At the bottom of each column of pixels, there is a load transistor V_{LN} and two output branches to store the reset and signal levels. Each branch consists of a 1pF sample anti hold capacitor (CS or CR) with a sampling switch (SHS or SHR) and a second source-follower with a column-selection switch (COL). The reset and signal levels are read out

separately, allowing correlated double sampling to suppress kTC noise. 1/f noise and fixed pattern noise from the pixel. A double delta sampling (DDS) circuit is used to remove offsets due to the column drivers, and hence reduces column-to-column fixed pattern noise. The DDS circuit calculates the difference between the voltages from two consecutive reads per channel. During the first read, the actual voltage on one of the column capacitors (CR for instance) is read out, and is stored on the coupling capacitor (COR). Following this, the DDS switch is enabled to short the two capacitors CS and CR. The output of the DDS circuit is the difference between the voltage on the capacitor before and after the short. If V_r and V_s are the voltages on the capacitors CR and CS respectively before the DDS short, then the output of the chip is given by:

$$VS_OUT = y (V_{cl} + \beta (a [V_s - V_r]/2) - V_{ts}) \quad (3)$$

$$VR_OUT = y (V_{cl} + \beta (a [V_r - V_s]/2) - V_{tr}) \quad (4)$$

where: y is the gain of the n-channel output driver, β is the gain of the p-channel column drivers, α is the gain of the pixel source follower, V_{cl} is the clamp potential, and V_{tr} and V_{ts} are the threshold voltages of output source followers. It can be seen from equations 3 and 4 that the resultant output signals are free from any dependence of the individual threshold voltages of the p-channel column drivers, and hence free from column FPN.

The CLAMP switches, the coupling capacitors (COS and COR), and the output drivers are common to an entire column of pixels. The load transistors of the second set of source followers (VLP) and the subsequent clamp circuits and output source followers are common to the entire array. The coupling capacitors COS and COR in the final output stage have a value of approximately 14pF. These capacitors are kept large to reduce kTC noise and to minimize signal attenuation through the capacitive divider at the final output stage.

The chip can be read out in three different modes. These are photogate, photodiode, and differencing [7]. In the photogate mode each pixel is first reset (RSET) and the reset value is then sampled (SHR) onto the holding capacitor CR. Next, the charge under each photogate is transferred (PG) to the floating diffusion (FD). This is followed by sampling this level (SHS) onto holding capacitor CS. These signals are then placed on the output data bus by the column select circuitry. In the Photodiode mode this process is reversed; first the charge under the photogate is read out and then the reset level is sampled. This mode would be used if a photodiode pixel was substituted in future designs.

in the differencing mode, the capacitors CS and CR are used to store signal from the previous frame and the current frame. This is achieved by altering the timing in the following way: Rather than starting with a reset operation, the signal on the floating diffusion is read out to one of the sample and hold capacitors. This represents the previous pixel value. The reset is then performed followed by a normal read operation. This value is then stored on the other sample and hold capacitor. The difference between these two signals is now the frame to frame

difference. Note that the current pixel value stored on the floating diffusion is retained until the next frame is ready for read. It then becomes the previous pixel value.

4. EXPERIMENTAL RESULTS

The chip was processed through MOSIS in the HP 1.2 μm linear capacitor process. Figure 4 shows a photograph of the chip with the functional elements delineated. A sample image produced for a 256x256 window is shown in Figure 5. Performance was measured for a broad range of parameters. These results are shown in table 1.

The output saturation level of the sensor is 800 mV when operated from a 5 V supply. Saturation is determined by the difference between the reset level on the floating diffusion node (approx. 3 V) and the minimum voltage allowed on the pixel source follower gate (e.g. threshold voltage of approx. 0.8 volts plus saturation voltage of the column current sink). This corresponds to a full well of approximately 75,000 electrons. This can be increased by operating at a larger supply voltage, gaining about 47,000 e- per supply volt.

Dark current was measured by varying the master clock rate and thus linearly controlling the integration period in the dark. An output-referred, room temperature, dark-current-induced-signal of 29 mV/sec was measured. Based on the conversion gain, this yields a dark current of less than 500 pA/cm².

Conversion gain (p. V/e-) was obtained per pixel by plotting the variance in pixel output as a function of mean signal for flat field exposure. The fixed pattern noise arising from dispersion in conversion gain was under 1 % - similar to the value found in CCDs and consistent with the gain of a source-follower buffer amplifier. Output-referred conversion gain was measured to be 10.6 $\mu\text{V}/\text{e}^-$ which is in reasonable agreement with the estimated photogate pixel parasitic capacitance. The measured quantum efficiency (QE) was found to be similar to a interline CCD, with the peak QE being 25 % at 7(XI nm). The total power consumption of the chip was 3 mW at 100 kpixels/sec. The measured power consumption is in excellent agreement with that estimated from equation 2.

Noise in the chip was measured by sampling a small window at 100 kpixels/sec. Smaller window sizes were used in order to suppress dark current noise. Data was acquired with a 16-bit analog-to-digital converter card in a PC workstation. Noise was calculated from the variance in the pixel output signal over 1000 frames of data and yielded an input-referred read-noise of 13 e- r.m.s. The measured noise value is consistent with the value predicted in equation 1: For a 1pF sample-and-hold capacitor used in this design, the noise from the pixel ant! sample-and-hold operation amounts to 10 e- r.m. s., indicating that the noise of the driver circuits have only a minimal impact on the sensor performance.

5. SUMMARY

The design of a CMOS APS chip has been described that integrates the image sensor technology with digital control functions on a single chip. The chip has a single clock and single power supply with a simple digital interface that permits easy restructuring of windows-of-interest and integration times. The measured performance indicates

that this technology will produce excellent quality images and is expected to be competitive with CCD's in many applications.

6. ACKNOWLEDGMENTS

The work described in this paper was performed by the Center for Space Microelectronics Technology, Jet Propulsion laboratory, California Institute of Technology, and was jointly sponsored by the Darpa Advanced Research *Projects* Agency Electronic Systems Technology Office (DARPA/ETO) Low Power Electronics Program and the National Aeronautics and Space Administration, Office of Space Access and Technology.

7. REFERENCES

- [1] S. Mendis, S.E. Kerneny, and E.R. Fossum, *A 128x128 CMOS active pixel image sensor for highly integrated imaging systems*, IEEE IEDM Technical Digest, December, 1993,
- [2] R.H. Nixon, S. E. Kemeny, C.O. Staller, and E.R. Fossum, *128x128 CMOS Photodiode-type Active Pixel Sensor with On-chip Timing, Control and Signal Chain Electronics*, in *Charge-Coupled Devices and Solid State Optical Sensors V*, proc. SPIE vol. 2415, pp. 117-123, Feb. 1995.
- [3] E.R. Fossum, *Architectures for focal-plane image processing*. *Optical Engineering*, vol. 28(8), pp. 865-871, August 1989.
- [4] S. E. Kemeny, E-S Eid, S. Mendis and E.R. Fossum, *Update on focal-plane image processing research*, *Charge-Coupled Devices and Solid-State Optical Sensors 11*, Proc. SPIE, vol. 1447, pp. 243-250, February 1991.
- [5] S. Mendis, S.F. Kemeny, R. Gee, B. Pain, and E. R. Fossum, *Progress in CMOS active pixel image sensors*, in *Charge-Coupled Devices and Solid State Optical Sensors IV*, proc. SPIE vol. 2172, pp. 19-29 (1994).
- [6] S. Mendis, S. F. Kemeny, B. Pain, R. Gee, and E.R. Fossum, *CMOS active pixel image sensors for highly integrated imaging systems*, to be published in IEEE J. of Solid-state circuits.
- [7] A. Dickinson, B. Ackland, E. Eid, D. Inglis, and E. R. Fossum, *A 256x256 CMOS active pixel image sensor with motion detection*, ISSCC Digest of Technical Papers, pp. 226-227, Feb. 1995




Figure 1. CMOS APS Pixel Circuit
 256x256 CMOS Active Pixel Sensor Camera-on-a-chip
 Robert.H.Nixon




Figure 2. Block Diagram of CMOS APS Chip

256x256 CMOS Active Pixel Sensor Camera-on-a-chip
 Robert H. Nixon






Figure 3. Schematic of Active Pixel Unit Cell and Readout Circuitry

256x256 CMOS Active Pixel Sensor Camera-on-a-chip
Robert H. Nixon



JPL



WASHINGTON

Parameter	5 Volt Operation	
	Saturation Level	800 mV
Conversion Gain	10.6 $\mu\text{V/e-}$	
Read Noise	138 μV	13 e- r.m.s.
Dynamic Range	75 db	5800:1
Peak QE	20-25 %	
Fixed Pattern Noise	0.2 % sat p-p	< 2mV p-p
Dark Current	~29 mV/sec	~500 pA/cm ²
Power	100kpix/sec	-3mw

Table 1. Performance Characteristics

256x256 CMOS Active Pixel Sensor Camera-on-a-chip
 Robert H. Nixon