

Design and operation of self-biased high-gain amplifier arrays for photon-counting sensors

Bedabrata Pain and Eric R. Fossum

Center for Space Microelectronics Technology
Jet Propulsion Laboratory, California Institute of Technology
MS 300-315, 4800 Oak Grove Drive, Pasadena, CA 91109

ABSTRACT

Design and operation of high-gain (>1000), low-power ($<75\ \mu\text{W}$), ultra low-noise amplifier arrays are presented. The amplifier array is operated in self-biased mode, such that all amplifiers are biased irrespective of threshold mismatches, and operate with low reset noise. The amplifiers are designed for possible incorporation as pixels of hybrid solid-state photon-counting sensors. The cell pitch is $30\ \mu\text{m}$ in $1.2\ \mu\text{m}$ CMOS technology. Design and experimental results from small swaths of the two most promising amplifier circuits are reported. Design issues for obtaining sub-electron input-referred noise from these in-pixel amplifiers are discussed. A performance summary is incorporated.

Keywords: Noise-reduction, IR readout, photon-counting, high-gain amplifier

2.1 INTRODUCTION

Many space-based telescopes and spectrometers require ultra-low read noise [1] in order to observe a large number of astrophysical phenomena associated with galactic and stellar evolution, high red-shift objects, etc. [2]. Detection of ultra-low light level signals are also required in a large number of environments involving tactical and strategic military applications, such as night vision. Detection of faint objects require either extremely long integration times to build enough signal to be above the system noise floor, or image intensification using photo-multiplier tubes or micro-channel plates (MCP). MCP approach suffers from the ungainly requirements of high voltage ($\sim 5000\ \text{V}$), large mass, high power, high dead-times, small dynamic range, and "scrubbing" for stability [3]. On the other hand, flicker noise often limits the exposure time in a conventional IR readout, limiting detectability of ultra-low level IR signals. In a typical IR detection system, the analog nature of the signal makes it susceptible to noise pick-up along the entire path of the signal chain. The multiplexer noise, consisting of white noise in the MOS transistors and unwanted clock pick-up, is typically around 10-20 electrons in low-noise systems. Multiplexers with sub 10-electron read noise [4] are far and few between, and tend to suffer from a large response non-uniformity and non-linearity.

Detection of faint objects will be greatly enhanced by having readouts with sub-electron read noise. JPL has been exploring a novel approach to ultra-low-noise sensor realization in which the limitation due to read noise can be overcome by counting photoelectrons within each pixel, and generating a one-bit digital signal from each pixel, making the readout system essentially noise free. The sensor has a hybrid structure, similar to conventional IR sensors, with the important difference that the readout chip consists of a novel multiplexer that is sensitive to single photo-electrons. Consequently, such a solid-state IR sensor enables in-pixel photon-counting, greatly enhancing ultra-low light level signal detection capability. Although in-pixel digitization has been previously demonstrated, it is limited to detection of large signal fluxes [5], and are not amenable for solid-state photon-counting.

Figure 1 shows the schematic of a unit-cell of the solid-state photon-counting sensor under investigation, consisting of a photo-diode detector (PD) and cascade of high-gain amplifiers with gains A_1 and A_2 . The readout multiplexer senses the change in the voltage at the capacitance (C_{in}) of the hybrid bump bond (that includes the detector capacitance, bump-to-readout circuit capacitance, sense transistor gate capacitance, and parasitic capacitance.) in order to detect the presence of photoelectrons.

The circuit operates as follows. The photo-detector is reset using the switch (ϕ_{rst}) to bias it in the integrating mode. A photo-electron generated at the photo-diode, changes the potential at the input capacitance C_{in} . This potential is buffered by




Figure 1 Schematic of the unit-cell of a photon-counting sensor

the high-gain amplifiers to cause a large voltage change at the output of cell, which is subsequently read out by selecting the relevant cell with the clock ϕ_{sel} . The unit-cell amplifiers are of high enough gain and low enough noise that the voltage change at the column sufficient to allow discrimination between presence or absence of photoelectrons. Since, the gain stages are required for boosting the signal enough to allow proper thresholding, gain uniformity is not a concern. The pixel readout circuit permits counting of individual photoelectrons to produce a digital output proportional to the incident photon flux, and enable accurate UIM-low light level signal detection.

The critical component in this sensor is the high-gain, ultra-low-noise, self-biased amplifier array that enables solid-state photon counting with a high degree of spatial resolution, and a large dynamic range. In this paper, the design and operation of these amplifiers is presented. In section 3, the design requirements of the amplifiers are presented, followed by the design of two different topologies of amplifiers. In section 4, measurement results from these amplifiers are presented and discussed, in section 5, low-noise design considerations for different in-pixel amplifiers are presented.

3. DESIGN OF THE IN-PIXEL AMPLIFIERS

3.1 Design requirements

The photon-counting readout requires an extremely novel pixel design consisting of amplifiers that inhibit the following characteristics: low-power ($< 100 \mu\text{W}$ per pixel during readout), high charge-to-voltage conversion gain ($> 1\text{mV}/e^-$), low-noise ($< 1 \text{C}$), small cell pitch ($< 30 \mu\text{m}$), easy scalability (to $10 \mu\text{m}$), self-biasing capability, sufficient gain uniformity ($\sim 10\%$) for multiple event discrimination, and bias current programmability. Designing a high-gain circuit poses a considerable challenge due to the inherent threshold mismatches in MOS transistors implemented in VLSI technology. Self-biasing capability is required to ensure that all the pixel amplifiers remain biased in high-gain mode, in presence of typical threshold mismatches of 10-20 mV. Total read noise consists of white noise and $1/f$ noise in the MOSFETs, as well as the so-called reset noise. Since correlated double-sampling readout cannot be generally used in this scheme for elimination of reset noise, the amplifier circuits require to feature built-in reset noise reduction. A high charge-to-voltage conversion gain generally requires high voltage gain, typically around 60 dB. In section 4, the voltage gain requirements will be further reviewed. Although, gain uniformity is not critical, a high degree of gain uniformity is desirable, since this allows incorporation of multi-bit digital converter incorporation.

3.2 Design and operation of self-biased gain stages

The schematic of the unit-cell amplifier circuit with built-in dummy-switch compensated self-biasing, is shown in figure 2. The in-pixel amplifier consists of a two-stage cascade of self-biased, cascode gain stages. The MOS transistors M_{ipC} , M_{casC} , and M_{inC} form the first cascode gain stage, with M_{casC} acting as the cascode transistor. The first stage is designed with a nominal gain of 37 dB, and is cascaded to a similar but lower gain stage (gain - 25 dB) that drives the column bus. in-pixel cascoding allows minimization of coupling capacitance between input and output, thereby increasing the sensitivity of the circuit.

The amplifier operates as follows. First, the amplifier and the detector connected to its input are reset by pulsing ϕ_{rst} . Reset is followed by self-biasing phase during which the output of each stage (V_{out1} , V_{out2}) are set to a d.c. level such that all the transistors operate in saturation mode, ensuring high-gain from the amplifiers. This is carried out by pulsing ϕ_c high




Figure 2 Schematic of a two-stage dummy compensated self-biased amplifier with associated clocking diagram

during which MlnC operates with its gate and drain shorted together. This results in the gate of MlnC to be charged up to the voltage necessary to maintain all MOSFETs of stage 1 (MipC, McasC, MlnC) to operate in saturation. When ϕ_{c1} goes low, the load bias generated during the self-biasing phase is frozen on the capacitance C_{str1} , and the first amplifier stage is biased in high-gain mode. To suppress biasing errors due to switch-feedthrough from MswnC while it is being shut-off, a dummy transistor compensation is used [6]. The second stage is self-biased in a similar fashion by pulsing ϕ_{c2} .




Figure 3 Self-biased amplifier with diode shut-off switch

The self-biasing circuitry enables proper biasing despite the threshold mismatches and variations in the input reset level. As a result, it allows amplifier operation with reduced reset noise, variation in the output reset level being dependent on the larger storage capacitance (C_{str1}) instead of the smaller input capacitance (C_{in}). The first stage output-referred reset noise is approximately given by:

$$\langle v_{rst}^2 \rangle = \frac{kT}{C_{str1}} \left(1 + \frac{1}{g_{mInC} R_{sw}} \right) \quad (1)$$

where g_{mInC} is the transconductance of MlnC and R_{sw} is the ON-resistance of MswnC. Typically, $g_{mInC} R_{sw}$ is much less than unity and the reset noise is determined primarily by C_{str1} . From equation 1, the value of C_{str1} is chosen to ensure that the reset noise is much less than the voltage step due to single electron input. The choice of C_{str1} represents a compromise between cell size, speed of operation, and noise, and is designed to be 350 fF.

The resultant dimensions of the two-stage amplifier is $48\mu\text{m} \times 51\mu\text{m}$ in $1.2\mu\text{m}$ CMOS technology.

A second implementation of the high-gain stage incorporates a novel and simpler Self-biasing scheme. This gain-stage features reduced cell size, fewer clocks, more reliable biasing, and faster biasing speeds. The self-biasing scheme consists of a diode-shut off switch, implemented with a gate-to-drain shorted MOSFET. A schematic of the pixel with a single-stage amplifier is shown in figure 3. This gain stage shown can be cascaded to a similar gain stage to realize a pixel with a two-stage amplifier. The self-biasing stage requires only one clock ϕ_c . In order to carry out self-biasing, ϕ_c is pulsed high momentarily to pull the node V_b high, while the output of the stage (V_{out1}) remains at a low voltage, causing MdnD to be turned ON. When ϕ_c goes low, the node discharges through the same transistor (MdnD) till no current flows through it. The current flow stops when the node V_b , which is also connected to the gate of the load transistor (MlnD), is at a potential that supports the bias current flow through the amplifier. As with the previous circuit, all transistors are in saturation at this stage, and the resultant V_b is the optimal load bias. The switch-feedthrough from MlnD is minimal because of the inherent self-limiting nature of transistor shot-off. With $C_{st1} = 350\text{fF}$, the cell size of the two-stage amplifier is $36\mu\text{m} \times 36\mu\text{m}$ in $1.2\mu\text{m}$ CMOS technology.

4. EXPERIMENTAL RESULTS AND DISCUSSION

4.1 Test chip architecture

Several chips with a variety of different unit-cell circuits were designed and tested for a parametric understanding of the operation of the pixel. The chips were fabricated using Hewlett-Packard $1.2\mu\text{m}$ CMOS technology through MOSIS. A small photo-diode (with effective detector capacitance of 36fF) was monolithically integrated in each pixel in order to allow measurement of response of the pixels to charge input. The chip photograph of the pixel consisting of a self-biased amplifier with diode shut-off switch is shown in figure 4. The pixel area (without the test photo-diode) is highlighted by a rectangle with white borders. The power and the GROUND buses can be identified from the thick metal lines running horizontally. The self-biasing capacitance (C_{st1}), seen as a rectangle under the VDD line, takes up only a tiny fraction of the total cell area.




Figure 4 Chip photograph of the pixel with self-biased amplifier




Figure 4 Schematic of test-chip pixel for measurement of response to voltage and charge inputs.

The test circuit consists of additional circuitry to facilitate measuring response of the circuit to voltage and charge inputs. Figure 5 shows the schematic of the test-chip pixel. It consists of the high-gain amplifier of voltage gain A , the test photo-diode (ZPD), and a source follower (SF) to buffer the test diode. The diode can be reset using ϕ_{rst} . A small a.c. signal can also be input through the reset switch to measure the voltage response. Selection switches ϕ_{diode} and ϕ_{amp} determine whether the source follower or the amplifier is selected for readout. The measurement was carried out from a 32 element linear array of high-gain pixels.

4.2 Voltage-gain measurement

A 11 measurements of the pixel circuits were carried out at room temperature. An oscilloscope photograph of the voltage input and output traces of a single-stage self-biased amplifier cell with diode shut-off switch is shown in figure 6. The dip in the output trace coincides with the clock ϕ_c (shown in figure 3) being pulsed, and indicates the effect of the self-biasing operation. The output is pulled low during the self-biasing phase in order to maintain the total current flow through the load transistor. Once ϕ_c goes low, the output is restored to the appropriate bias level as demonstrated in figure 6.

The amplifier cell is biased with a current of $15 \mu\text{A}$. The input a.c. signal is a 20mV signal (top trace), resulting in a output of 1V pp. a.c. signal (bottom trace). The pixel is buffered with a two-stage source follower pad-driver with gain of 0.65, so that the actual voltage gain (A_{v1}) from the cell is 76.9. Typical single-stage voltage gain was measured to be in the range of 60-100, depending, upon bias current and input transistor sizes.




Figure 6 Oscilloscope trace of input and output from a single self-biased gain stage

Both amplifier circuits were operated over a large range of bias currents spanning from 0.5 to $50 \mu\text{A}$. Self-biasing and high-gain were obtained over the entire range of currents, although the self-biasing time increased to more than $20 \mu\text{sec}$. For currents smaller than 1pA . The measured voltage gain reduces with increasing bias current, the gain reduction

depending nearly as the square-root of the current. This is because the output resistance diminishes at a faster rate than the rise in the transconductance with an increase in the bias current.




Figure 7 Measured pixel-to-pixel voltage gain uniformity

The pixel-to-pixel gain non-uniformity measured from a 32×1 linear array of self-biased amplifier with diode shut-off switch is shown in figure 7. A high degree of pixel-to-pixel gain uniformity was achieved for both self-biasing designs, measured gain non-uniformity being less than 1% even for average pixel voltage gains as high as 62dB , as shown in figure 7. Improved gain matching ($< 3\%$) is observed from single gain stages.

4.7 Charge-mode measurement

For measurement of response to charge input, photo-charge was created by shining light on the photo-diode, causing the net detector capacitance ($C_{in} = 36 \text{fF}$) to discharge at the rate of $1\text{V}/10 \text{msec}$, and the resultant voltage swings at the output of the amplifier and the source follower buffer were measured independently by selecting either ϕ_{amp} or ϕ_{diode} respectively. If ΔV_{outamp} is the swing at the output of the pixel with the self-biased amplifier, ΔV_{outdio} is the swing at the output of the diode for the same charge (Δq) input from the photo-detector, and A_{sf} is the source follower signal gain,

then the charge-to-voltage conversion gain (S_{pix}) of the pixel can be calculated as:

$$S_{pix} = A_{sf} \left(\frac{\Delta V_{outamp}}{\Delta V_{outdio}} \right) \left(\frac{C_{det}}{q} \right) \quad (2)$$

S_{pix} was found to be strongly dependent on the voltage gain of the pixel amplifier, tending to level out only for voltage gain (A_v) greater than 200. A maximum charge-to-voltage conversion gain of $170 \mu V/e$ was measured at $A_v = 250$. The dependence of S_{pix} on the voltage gain is due to the presence of a small but inevitable parasitic capacitance (C_p) between the input and the output node, which forces the high-gain circuit to behave as a capacitive transimpedance amplifier (CTIA) in response to charge input. The charge-to-voltage conversion gain can then be calculated from the well-known expression for CTIA response, and is then given by:

$$\Delta V_{out} = - \frac{q}{C_p + \frac{C_p + C_{in}}{A_v}} = - \frac{q}{C_{eq}} \quad (3)$$

Figure 8 shows the measured voltage swing at the pixel output due to a fixed charge input with different amplifier voltage gains. The individual dots in figure 8 represent the measured voltage swings as a function of the in-pixel amplifier voltage gain, and the solid line represents the expected response assuming a CTIA front-end with $C_p = 0.805$ fF, and $C_{in} = 36$ fF. The predicted response is well in agreement with the measured data. The parasitic CTIA mode of operation underscores the importance of keeping the capacitive coupling, between the input and output low, and hence the importance of having a cascode front-end. The measurement also indicates that a high voltage gain (> 100) is not required for obtaining a high charge sensitivity, since the response is limited by the parasitic coupling capacitance. This is especially true for pixels with smaller input capacitance, allowing further simplification of the in-pixel amplifier circuitry and enabling a reduction of the cell size.




Figure 8 Measured output swing (for a fixed charge input) of a pixel with a single-stage amplifier as a function of the voltage gain

Noise in these circuits were measured by calculating the standard deviation of the difference of two output samples separated by a short time τ ($\sim 100 \mu sec.$), while the amplifier was operating in high-gain mode under dark condition]. In the two designs, input-referred noise of 3-4 electrons has been measured, which is slightly higher than the theoretical prediction of 2-3 electrons r.m.s. The cause of the excess noise is expected to be flicker noise, reduced power supply rejection, and clock pick-up noise.

A summary of the performance of different unit-cells is provided in table 1. The performance summary indicates that low-power, high-gain, self-biasing amplifier arrays with small cell-size and ultra-low-noise levels are possible, and have been demonstrated for the first time. Although gain uniformity is not a concern, these amplifiers exhibit excellent gain uniformity, possibly enabling photon-counting with increased dynamic range. The table reports only the peak power, whereas the average power/pixel is much less, since the pixels consume power only when they are read out.

CHIP NAME	PHT1095	PHT1095	PHT1095
Self-bias type	dummy switch compensation	diode shut-off switch	diode shut-off switch
# of gain stages	2	2	1
Technol. (name, μm)	11', 1.2	HP, 1.2	11', 1.2
# of MC/SFETs/cell	10	10	6
# of bias clocks	4	2	1
Array Format	64x1	64x 1	64x1
Cell size ($\mu\text{m} \times \mu\text{m}$)	48x51	36x36	28x28
Peak Power (μW)/cell	75	75	35
Voltage Gain (dB)	63.0	59.3	34.8
Max. Gain variation (%)	7.8	7.1	3.2
Noise (mV)	5.6	6.8	0.39
Estimated NEQ (elect.)	4.6	3.7	3.05
Self-biasing speed (μs)	5.0	2.5	2.0

Table 1 Performance summary of the self-biased in-pixel amplifiers

4. LOW-NOISE DESIGN CONSIDERATIONS

There exists a trade-off between readout unit-cell designs with two-stage and single-stage in-pixel amplifiers. A single-stage high-gain in-pixel amplifier behaves as a CTIA. The cell size is small, since only one stage amplifier is incorporated. However, the output voltage swing, for a single electron input is also small, limited to around 200 μV by the sub-fF parasitic input-to-output coupling capacitance. The small signal swing makes this design more susceptible to down-stream noise pick-up. In the single-stage architecture, the output of the amplifier drives the entire column bus line, as a result of which the amplifier needs to be biased at a higher current levels, and consequently the sensor power requirements are higher.

The two-stage design allows the flexibility of independent optimization of the front-end and the column drive circuitry, enabling lower power, faster speed, and lower noise, at the expense of increased cell size. The two-stage design allows increased voltage swing ($\sim 2\text{-}4 \text{ mV/e}^-$) in response to a single electron input, as a result of the buffering gain from the second amplifier stage. The second gain stage has smaller voltage gain ($\sim 10\text{-}20$), since it is required to drive the column bus as well. However, in comparison with the single-stage design, a 10-20 fold increase in signal swing can be achieved.

Another parameter important for the pixel design is the total noise, measured in input-referred noise. Reduction of input-referred noise requires lowering of the effective input capacitance. Since the pixel readouts operate in a parasitic CTIA mode, reduction of noise requires lowering of both input capacitance and feedback capacitance, the noise being proportional to the square-root of the sum of the two [7]. The input-referred noise in electrons of the two designs can be expressed as:

$$\langle N^2 \rangle_{sig1} = \frac{1}{q^2} \left[\frac{kT}{C_{load}} \left(1 + \frac{g_{ml}}{g_{mi}} \right) (C_i + C_p) C_{eq} + V_F^2 (C_i + C_p)^2 (1 + \pi^2 f_c \tau) \right] \quad (4)$$

$$\langle N^2 \rangle_{sig2} = \frac{1}{q^2} \left[\frac{kT}{C_{load}} \left(1 + \frac{g_{ml}}{g_{mi}} \right) \left(\frac{g_{o2}}{g_{mi}} \right) (C_i + C_p)^2 + V_F^2 (C_i + C_p)^2 (1 + \pi^2 f_c \tau) \right] \quad (5)$$

where N_{sig1} and N_{sig2} are the input-referred noise electron for the single and the two-stage design respectively. g_{ml} and g_{mi} are the respective transconductances of the load and the input transistor, and g_{o2} is the output conductance of the second-stage. C_{load} is the column load capacitance the pixel drives, C_{eq} is the equivalent CTIA capacitance of the front-end, V_F is the gate-referred flicker noise voltage at 1 Hz, f_c is the cut-off frequency of the pixel, and τ is the correlation time constant.

4. I. Kozlowski, S. Cabelli, R. Kezer, and W. Kleinhaus, "10x132 CMOS/CCD readout with 25 μ m pitch and on-chip signal processing including CDS and TDI," *Infrared Readout Electronics, Proc. SPIE*, Vol. 1684, pp. 222-230, 1992.
5. B. Fowler, A. El-Gamal, and D. Yang, "A CMOS area imager sensor with pixel-level A/D conversion" *Digest of Technical Papers, 1994 IEEE International Solid-State Circuits Conference*, Vol. 37, pp. 226-227, 1994.
6. C. Leichenberger and W. Guggenbuhl, "Dummy transistor compensation of analog MOS switches," *IEEE J. Solid-State Circuits*, Vol. 24, no. 4, pp. 1143-1146, 1989.
7. E.R. Fossum and B. Pain, "Infrared readout electronics for space-science sensors: state of the art and future directions," *Infrared Technology XIX, Proc. SPIE*, Vol. 2020, pp. 262-285, 1993.